]> cloudbase.mooo.com Git - avrcpm.git/blob - cpm/utils/I2C_UART_DEMO.MAC
c9c888dd3a3b72aa3c89e89d870b6bef9485fd20
[avrcpm.git] / cpm / utils / I2C_UART_DEMO.MAC
1
2 ;----------------------------- ISC16IS740 UART -------------------------------
3 I2C_UART_PORT equ 50H
4
5 I2C_UART_RHR equ I2C_UART_PORT+00H ;R Receive Holding
6 I2C_UART_THR equ I2C_UART_PORT+00H ;W Transmit Holding
7 I2C_UART_IER equ I2C_UART_PORT+01H ;R/W Interrupt Enable
8 I2C_UART_FCR equ I2C_UART_PORT+02H ;W FIFO Control
9 I2C_UART_IIR equ I2C_UART_PORT+02H ;R Interrupt Identification
10 I2C_UART_LCR equ I2C_UART_PORT+03H ;R/W Line Control
11 I2C_UART_MCR equ I2C_UART_PORT+04H ;R/W Modem Control
12 I2C_UART_LSR equ I2C_UART_PORT+05H ;R Line Status
13 I2C_UART_MSR equ I2C_UART_PORT+06H ;R Modem Status
14 I2C_UART_SPR equ I2C_UART_PORT+07H ;R/W Scratchpad
15 I2C_UART_TCR equ I2C_UART_PORT+06H ;R/W Transmission Control
16 I2C_UART_TLR equ I2C_UART_PORT+07H ;R/W Trigger Level
17 I2C_UART_TXLVL equ I2C_UART_PORT+08H ;R Transmit FIFO Level
18 I2C_UART_RXLVL equ I2C_UART_PORT+09H ;R Receive FIFO Level
19 I2C_UART_EFCR equ I2C_UART_PORT+0FH ;R/W Extra Features
20 I2C_UART_DLL equ I2C_UART_PORT+00H ;R/W divisor latch LSB
21 I2C_UART_DLH equ I2C_UART_PORT+01H ;R/W divisor latch MSB
22 I2C_UART_EFR equ I2C_UART_PORT+02H ;R/W Enhanced Feature
23 I2C_UART_XON1 equ I2C_UART_PORT+04H ;R/W Xon1 word
24 I2C_UART_XON2 equ I2C_UART_PORT+05H ;R/W Xon2 word
25 I2C_UART_XOFF1 equ I2C_UART_PORT+06H ;R/W Xoff1 word
26 I2C_UART_XOFF2 equ I2C_UART_PORT+07H ;R/W Xoff2 word
27
28
29 ;-----------------------------------------------------------------------------
30 ; Output character in C
31 ; Return with character in C and A
32
33 i2c_uart_out:
34 IN A,(I2C_UART_LSR)
35 AND 20H
36 JR Z,i2c_uart_out ; wait till ready
37 LD A,C
38 OUT (I2C_UART_THR),A
39 RET
40
41 ;-----------------------------------------------------------------------------
42 ; Get character from I2C UART
43 ; Return character in A
44
45 i2c_uart_in:
46 IN A,(I2C_UART_LSR)
47 AND 01H
48 JR Z,i2c_uart_in ; wait till ready
49 IN (I2C_UART_RHR),A
50 RET