; You should have received a copy of the GNU General Public License
; along with this program. If not, see <http://www.gnu.org/licenses/>.
+;.nolist
+#if defined atmega8
+ .include "m8def.inc"
+#elif defined atmega168
+ .include "m8def.inc"
+#else /* default */
+ .include "m88def.inc"
+ ;FUSE_H=0xDF
+ ;FUSE_L=0xF7
+#endif
+.list
-;FUSE_H=0xDF
-;FUSE_L=0xF7
-.include "m88def.inc"
-;device ATmega88
+
+#ifndef DRAM_DQ_ORDER /* If this is set to 1, the portbits */
+ #define DRAM_DQ_ORDER 0 /* for DRAM D1 and WE are swapped. */
+#endif
+
+
+#ifndef F_CPU
+ #define F_CPU 20000000 /* system clock in Hz; defaults to 20MHz */
+#endif
+#ifndef BAUD
+ #define BAUD 38400 /* console baud rate */
+#endif
+
+
+#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1) /* clever rounding */
+
+#define RXBUFSIZE 64 /* USART recieve buffer size. Must be power of 2 */
+
+#define REFR_RATE 64000 /* dram refresh rate in cycles/s. */
+ /* Most drams need 1/15.6µs. */
+#define REFR_PRE 8 /* timer prescale factor */
+#define REFR_CS 0x02 /* timer clock select for 1/8 */
+#define REFR_CNT F_CPU / REFR_RATE / REFR_PRE
+
+
+#if defined __ATmega8__
+ .equ refr_vect = OC2addr
+#else
+ .equ refr_vect = OC2Aaddr
+#endif
+
+
+#define EM_Z80 0 /* we don't have any z80 instructions yet */
.equ MMC_DEBUG = 0
.equ INS_DEBUG = 0
-.equ MEMTEST = 0
-.equ BOOTWAIT = 0
+.equ MEMTEST = 1
+.equ BOOTWAIT = 1
.equ PORT_DEBUG = 0
.equ DISK_DEBUG = 0
.equ MEMFILL_CB = 1
.equ ram_a6 = 6
.equ ram_a7 = 7
+.equ RAM_AH_MASK = 0xE0 ; ram_a[7..5]
+.equ PD_OUTPUT_MASK = 0xFE
+
+
;Port B
-.equ ram_a4 = 0
-.equ ram_a3 = 1
-.equ ram_a2 = 2
-.equ ram_a1 = 3
-.equ mmc_mosi= 3
-.equ ram_a0 = 4
-.equ mmc_miso= 4
-.equ ram_ras= 5
-.equ mmc_sck= 5
+.equ ram_a4 = 0
+.equ ram_a3 = 1
+.equ ram_a2 = 2
+.equ ram_a1 = 3
+.equ mmc_mosi = 3
+.equ ram_a0 = 4
+.equ mmc_miso = 4
+.equ ram_ras = 5
+.equ mmc_sck = 5
+
+.equ RAM_AL_MASK = 0x1F ; ram_a[4..0]
+.equ PB_OUTPUT_MASK = 0x3F
;Port C
-.equ ram_d1 = 0
-.equ ram_w = 1
-.equ ram_d2 = 2
-.equ ram_d4 = 3
-.equ ram_d3 = 4
+#if DRAM_DQ_ORDER == 1
+.equ ram_d1 = 1
+.equ ram_w = 4
+#else /* original */
+.equ ram_d1 = 4
+.equ ram_w = 1
+#endif
+.equ ram_d0 = 0
+.equ ram_d2 = 2
+.equ ram_d3 = 3
.equ ram_cas= 5
+.equ RAM_DQ_MASK = (1<<ram_d3)|(1<<ram_d2)|(1<<ram_d1)|(1<<ram_d0)
+.equ PC_OUTPUT_MASK = (1<<ram_cas)|(1<<ram_w)
+
;Flag bits in z_flags
.equ ZFL_S = 7
.def dsk_dmah = r13
.def dsk_dmal = r14
-.def parityb = r15
+;.def parityb = r15
.def temp = R16 ;The temp register
.def temp2 = R17 ;Second temp register
.def insdecl = r23
.def z_pcl = r24
.def z_pch = r25
+.undef xl
+.undef xh
.def insdech = r26
.def z_flags = r27
-;SRAM
+; This is the base z80 port address for clock access
+#define TIMERPORT 0x40
+#define TIMER_CTL TIMERPORT
+#define TIMER_MSECS TIMERPORT+1
+#define TIMER_SECS TIMER_MSECS+2
+
+#define starttimercmd 1
+#define quitTimerCmd 2
+#define printTimerCmd 15
+#define uptimeCmd 16
+
+
+
+ ;SRAM
+ .dseg
+
;Sector buffer for 512 byte reads/writes from/to SD-card
-.equ sectbuff = 0x200
+sectbuff:
+ .byte 512
+
+
+.cseg
.org 0
rjmp start ; reset vector
- nop ; ext int 0
- nop ; ext int 1
- nop ; pcint0
- nop ; pcint1
- nop ; pcint2
- nop ; wdt
- rjmp refrint ; tim2cmpa
- nop ; tim2cmpb
- nop ; tim2ovf
+.org refr_vect
+ rjmp refrint ; tim2cmpa
+.org OC1Aaddr ; Timer/Counter1 Compare Match A
+ rjmp sysclockint ; 1ms system timer
+.org URXCaddr
+ rjmp rxint ; USART receive int.
+;.org UDREaddr
+; rjmp txint
+
+.org INT_VECTORS_SIZE
start:
ldi temp,low(RAMEND) ; top of memory
; - Kill wdt
wdr
+#if defined __ATmega8__
+ ldi temp,0
+ out MCUCSR,temp
+
+ ldi temp,(1<<WDCE) | (1<<WDE)
+ out WDTCSR,temp
+ ldi temp,(1<<WDCE)
+ out WDTCSR,temp
+#else
ldi temp,0
out MCUSR,temp
- ldi temp,0x18
+
+ ldi temp,(1<<WDCE) | (1<<WDE)
sts WDTCSR,temp
- ldi temp,0x10
+ ldi temp,(1<<WDCE)
sts WDTCSR,temp
-
+#endif
; - Setup Ports
- ldi temp,$3F
+ ldi temp,PB_OUTPUT_MASK
out DDRB,temp
- ldi temp,$FE
+ ldi temp,PD_OUTPUT_MASK
out DDRD,temp
- ldi temp,$22
+ ldi temp,PC_OUTPUT_MASK
out DDRC,temp
- sbi portc,ram_w
- sbi portc,ram_cas
- sbi portb,ram_ras
- sbi portd,ram_oe
- sbi portd,mmc_cs
+ sbi PORTC,ram_w
+ sbi PORTC,ram_cas
+ sbi PORTB,ram_ras
+ sbi PORTD,ram_oe
+ sbi PORTD,mmc_cs
; - Init serial port
- ldi temp,$18
- sts ucsr0b,temp
- ldi temp,$6
- sts ucsr0c,temp
- ldi temp,32
- sts ubrr0l,temp
- ldi temp,0
- sts ubrr0h,temp
+
+ ldi temp,0 ; reset receive buffer
+ sts rxcount,temp
+ sts rxidx_r,temp
+ sts rxidx_w,temp
+
+
+#if defined __ATmega8__
+ ldi temp, (1<<TXEN) | (1<<RXEN) | (1<<RXCIE)
+ out UCSRB,temp
+ ldi temp, (1<<URSEL) | (1<<UCSZ1) | (1<<UCSZ0)
+ out UCSRC,temp
+ ldi temp, HIGH(UBRR_VAL)
+ out UBRRH,temp
+ ldi temp, LOW(UBRR_VAL)
+ out UBRRL,temp
+#else
+ ldi temp, (1<<TXEN0) | (1<<RXEN0) | (1<<RXCIE0)
+ sts UCSR0B,temp
+ ldi temp, (1<<UCSZ01) | (1<<UCSZ00)
+ sts UCSR0C,temp
+ ldi temp, HIGH(UBRR_VAL)
+ sts UBRR0H,temp
+ ldi temp, LOW(UBRR_VAL)
+ sts UBRR0L,temp
+#endif
;Init timer2. Refresh-call should happen every (8ms/512)=312 cycles.
- ldi temp,2
- sts tccr2a,temp
- ldi temp,2 ;clk/8
- sts tccr2b,temp
- ldi temp,39 ;=312 cycles
- sts ocr2a,temp
- ldi temp,2
- sts timsk2,temp
+
+#ifdef __ATmega8__
+ ldi temp,REFR_CNT*2 ; 2 cycles per int
+ out OCR2,temp
+ ldi temp,(1<<WGM21) | REFR_CS ;CTC, clk/REFR_PRE
+ out TCCR2,temp
+ ldi temp, (1<<OCIE2)
+ out TIMSK,temp
+#else
+ ldi temp,REFR_CNT ;=312 cycles
+ sts OCR2A,temp
+ ldi temp, (1<<WGM21)
+ sts TCCR2A,temp
+ ldi temp, REFR_CS ;clk/REFR_PRE
+ sts TCCR2B,temp
+ ldi temp,(1<<OCIE2A)
+ sts TIMSK2,temp
+#endif
+
+
+; Init clock/timer system
+
+ ldi zl,low(timer_base)
+ ldi zh,high(timer_base)
+ ldi temp,0
+ ldi temp2,timer_size
+ti_loop:
+ st z+,temp
+ dec temp2
+ brne ti_loop
+
+; Init timer 1 as 1 ms system clock tick.
+
+#ifdef __ATmega8__
+ ldi temp,high(F_CPU/1000)
+ out OCR1AH,temp
+ ldi temp,low(F_CPU/1000)
+ out OCR1AL,temp
+ ldi temp,(1<<WGM12) | (1<<CS10) ;CTC, clk/1
+ out TCCR1B,temp
+ in temp,TIMSK
+ ori temp,(1<<OCIE1A)
+ out TIMSK,temp
+#else
+ ldi temp,high(F_CPU/1000)
+ sts OCR1AH,temp
+ ldi temp,low(F_CPU/1000)
+ sts OCR1AL,temp
+ ldi temp,(1<<WGM12) | (1<<CS10) ;CTC, clk/1
+ sts TCCR1B,temp
+ lds temp,TIMSK1
+ ori temp,(1<<OCIE1A)
+ sts TIMSK1,temp
+#endif
sei
+
.if BOOTWAIT
- push temp
ldi temp,0
-bootwait1:
- push temp
- ldi temp,0
-bootwait2:
- dec temp
- brne bootwait2
- pop temp
- dec temp
- brne bootwait1
+bootwait1:
+ push temp ;2
+ ldi temp,0 ;1
+bootwait2:
+ dec temp ;1
+ brne bootwait2 ;2
+ pop temp ;2
+ dec temp ;1
+ brne bootwait1 ;2 (3*256 + 5) * 256 = 198K cycles
.endif
ldi zh,high(fetchjumps*2)
add zl,temp
adc zh,temp2
-
lpm temp,Z+
lpm temp2,Z
mov zl,temp
andi temp,0x0E
andi insdech,0x30
or temp,insdech
- cpi temp,0
breq nostore
ldi zl,low(storejumps*2)
ldi zh,high(storejumps*2)
breq conStatus
cpi temp2,1
breq conInp
+
+ cpi temp2,TIMER_MSECS
+ brlo pr_noclock
+ cpi temp2,TIMER_MSECS+6
+ brsh pr_noclock
+ rjmp clockget
+
+pr_noclock:
+ ldi temp,0xFF
ret
;Called with port in temp2 and value in temp.
breq dskDmaH
cpi temp2,22
breq dskDoIt
+
+ cpi temp2,TIMERPORT
+ brlo pw_noclock
+ cpi temp2,TIMER_MSECS+6
+ brsh pw_noclock
+ rjmp clockput
+
+pw_noclock:
ret
conStatus:
- lds temp2,UCSR0A
- ldi temp,0
- sbrc temp2,7
+
+ lds temp,rxcount
+ tst temp
+ breq PC+2
ldi temp,0xff
ret
rcall uartputc
ret
+
+
dskTrackSel:
mov dsk_trk,temp
ret
;All done :)
ret
+
; ----------------- MMC/SD routines ------------------
out SPCR,temp
;Init start: send 80 clocks with cs disabled
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
ldi temp2,20
mmcInitLoop:
dec temp2
brne mmcInitLoop
- cbi portd,mmc_cs
+ cbi PORTD,mmc_cs
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
rcall mmcByteNoSend
;Send init command
- cbi portd,mmc_cs
+ cbi PORTD,mmc_cs
ldi temp,0xff ;dummy
rcall mmcByte
ldi temp,0xff ;dummy
ldi temp2,0
rcall mmcWaitResp
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
mmcInitOcrLoop:
push temp2
- cbi portd,mmc_cs
+ cbi PORTD,mmc_cs
ldi temp,0xff ;dummy
rcall mmcByte
ldi temp,0x41 ;cmd
cpi temp,0
breq mmcInitOcrLoopDone
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
pop temp2
mmcInitOcrLoopDone:
pop temp2
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
ldi temp,0
ldi temp,0x50
out SPCR,temp
- cbi portd,mmc_cs
+ cbi PORTD,mmc_cs
rcall mmcByteNoSend
ldi temp,0x51 ;cmd (read sector)
rcall mmcByte
rcall mmcByteNoSend
rcall mmcByteNoSend
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
ldi temp,0
ldi temp,0x50
out SPCR,temp
- cbi portd,mmc_cs
+ cbi PORTD,mmc_cs
rcall mmcByteNoSend
ldi temp,0x58 ;cmd (write sector)
cpi temp,0xff
brne mmcwaitwritten
- sbi portd,mmc_cs
+ sbi PORTD,mmc_cs
rcall mmcByteNoSend
ldi temp,0
;Set up wdt to time out after 1 sec.
resetAVR:
cli
- ldi temp,0x10
+#if defined __ATmega8__
+ ldi temp,(1<<WDCE)
+ out WDTCSR,temp
+ ldi temp,(1<<WDCE) | (1<<WDE) | (110<<WDP0)
+ out WDTCSR,temp
+#else
+ ldi temp,(1<<WDCE)
sts WDTCSR,temp
- ldi temp,0x1f
+ ldi temp,(1<<WDCE) | (1<<WDE) | (110<<WDP0)
sts WDTCSR,temp
+#endif
resetwait:
rjmp resetwait
+
; ------------------ DRAM routines -------------
+; TODO:
+
+#if DRAM_DQ_ORDER == 1
+ #define CLASSIC_DRAM 0
+#else
+ #define CLASSIC_DRAM 1 /* Change manualy, if you want new hw w/ old sw */
+#endif
+
+
+#if DRAM_DQ_ORDER == 0
+ #if CLASSIC_DRAM == 1
+ #error "Old harware can not work with new software!"
+ #endif
+#endif
+
+; ****************************************************************************
+
+#if CLASSIC_DRAM
+
+; ********************** DRAM routines from Sprite_tm ************************
+
;Sends the address in zh:zl to the ram
dram_setaddr:
push temp
dram_getnibble:
andi temp,0xf0
- sbic pinc,ram_d1
+ sbic pinc,ram_d0
ori temp,0x1
- sbic pinc,ram_d2
+ sbic pinc,ram_d1
ori temp,0x2
- sbic pinc,ram_d3
+ sbic pinc,ram_d2
ori temp,0x4
- sbic pinc,ram_d4
+ sbic pinc,ram_d3
ori temp,0x8
ret
dram_sendnibble:
push temp2
in temp2,portc
- andi temp2,0xE2
+ andi temp2,~RAM_DQ_MASK
sbrc temp,0
- ori temp2,(1<<ram_d1)
+ ori temp2,(1<<ram_d0)
sbrc temp,1
- ori temp2,(1<<ram_d2)
+ ori temp2,(1<<ram_d1)
sbrc temp,2
- ori temp2,(1<<ram_d3)
+ ori temp2,(1<<ram_d2)
sbrc temp,3
- ori temp2,(1<<ram_d4)
+ ori temp2,(1<<ram_d3)
out portc,temp2
pop temp2
cli
in temp2,ddrc
- ori temp2,0x1d
+ ori temp2,RAM_DQ_MASK
out ddrc,temp2
rcall dram_sendnibble
sbi portb,ram_ras
in temp,ddrc
- andi temp,0xE2
+ andi temp,~RAM_DQ_MASK
out ddrc,temp
in temp,portc
- andi temp,0xE2
+ andi temp,~RAM_DQ_MASK
out portc,temp
sei
ret
+#endif /* CLASSIC_DRAM == 1 */
-refrint:
- nop
- nop
- nop
- cbi portc,ram_cas
- nop
- nop
- nop
- nop
- cbi portb,ram_ras
- nop
- nop
- nop
- nop
- sbi portc,ram_cas
- nop
- nop
- nop
- nop
- sbi portb,ram_ras
+; ****************************************************************************
+
+#if ! CLASSIC_DRAM
+
+; ***************************** New DRAM routines ****************************
+
+; Defines how the dram nibbles are arganized.
+; RAMORG == 0 : A7 == 0: low nibble, A7 == 1: high nibble (Original Sprite_tm design)
+; RAMORG == 1 : A8 == 0: low nibble, A8 == 1: high nibble (faster)
+;
+#define RAMORG 1
+
+#if RAMORG == 0
+;Sends the address in zh:zl to the ram
+dram_setaddr:
+ push temp
+ in temp,PORTB
+ andi temp,~RAM_AL_MASK
+ sbrc zl,0
+ ori temp,(1<<ram_a0)
+ sbrc zl,1
+ ori temp,(1<<ram_a1)
+ sbrc zl,2
+ ori temp,(1<<ram_a2)
+ sbrc zl,3
+ ori temp,(1<<ram_a3)
+ sbrc zl,4
+ ori temp,(1<<ram_a4)
+ out PORTB,temp
+
+ in temp,PORTD
+ andi temp,~RAM_AH_MASK
+ sbrc zl,5
+ ori temp,(1<<ram_a5)
+ sbrc zl,6
+ ori temp,(1<<ram_a6)
+ sbrc zl,7
+ ori temp,(1<<ram_a7)
+ sbrc zh,0
+ ori temp,(1<<ram_a8)
+ out PORTD,temp
+ pop temp
+#else /* RAMORG == 1 */
+.macro DRAM_SETADDR
+ push temp
+ in temp,PORTB
+ andi temp,~RAM_AL_MASK
+ sbrc @0,0
+ ori temp,(1<<ram_a0)
+ sbrc @0,1
+ ori temp,(1<<ram_a1)
+ sbrc @0,2
+ ori temp,(1<<ram_a2)
+ sbrc @0,3
+ ori temp,(1<<ram_a3)
+ sbrc @0,4
+ ori temp,(1<<ram_a4)
+ out PORTB,temp
+
+ in temp,PORTD
+ andi temp,~RAM_AH_MASK
+ sbrc @0,5
+ ori temp,(1<<ram_a5)
+ sbrc @0,6
+ ori temp,(1<<ram_a6)
+ sbrc @0,7
+ ori temp,(1<<ram_a7)
+ out PORTD,temp
+ pop temp
+.endm
+ ret
+#endif /* RAMORG */
+
+.macro DRAM_SENDNIBBLE
+ in temp2,PORTC
+ andi temp2,~RAM_DQ_MASK
+ andi temp,RAM_DQ_MASK
+ or temp2,temp
+ out PORTC,temp2
+.endm
+
+
+;Loads the byte on address adrh:adrl into temp.
+;must not alter adrh:adrl
+
+dram_read:
+ cli
+#if RAMORG == 0
+ mov zl,adrh
+ ldi zh,0
+ mov temp2,adrl
+ lsl temp2
+ rol zl
+ rol zh
+ ;z=addr[15-7]
+ rcall dram_setaddr
+ cbi PORTB,ram_ras
+
+ ldi zh,0
+ mov zl,adrl
+ andi zl,0x7F
+ rcall dram_setaddr
+ cbi PORTC,ram_cas
+ cbi PORTD,ram_oe
+ ldi zh,0
+ in temp,PINC
+ andi temp,0x0f
+ swap temp
+ sbi PORTC,ram_cas
+
+ mov zl,adrl
+ ori zl,0x80
+ rcall dram_setaddr
+ cbi PORTC,ram_cas
nop
+ in temp2,PINC
+ andi temp2,0x0f
+ or temp,temp2
+
+ sbi PORTD,ram_oe
+ sbi PORTC,ram_cas
+ sbi PORTB,ram_ras
+#else
+ cbi PORTD,ram_a8
+ DRAM_SETADDR adrh
+ cbi PORTB,ram_ras
+
+ DRAM_SETADDR adrl
+ cbi PORTC,ram_cas
+ cbi PORTD,ram_oe
nop
+ in temp,PINC
+ andi temp,0x0f
+ swap temp
+ sbi PORTC,ram_cas
+
+ sbi PORTD,ram_a8
+ cbi PORTC,ram_cas
nop
+ in temp2,PINC
+ andi temp2,0x0f
+ or temp,temp2
+ swap temp
+
+ sbi PORTD,ram_oe
+ sbi PORTC,ram_cas
+ sbi PORTB,ram_ras
+#endif
+ sei
+ ret
+
+
+;Writes the byte in temp to adrh:adrl
+;must not alter adrh:adrl
+
+dram_write:
+ cli
+#if RAMORG == 0
+ in temp2,DDRC ;DRAM data ports as outputs
+ ori temp2,RAM_DQ_MASK
+ out DDRC,temp2
+
+ push temp
+ DRAM_SENDNIBBLE
+ pop temp
+
+ mov zl,adrh
+ ldi zh,0
+ mov temp2,adrl
+ lsl temp2
+ rol zl
+ rol zh
+ ;z=addr[15-7]
+ rcall dram_setaddr
+ cbi PORTB,ram_ras
+
+ ldi zh,0
+ mov zl,adrl
+ ori zl,0x80
+ cbi PORTC,ram_w ;early write
+ rcall dram_setaddr
+ cbi PORTC,ram_cas
+ sbi PORTC,ram_cas
+
+ ldi zh,0
+ mov zl,adrl
+ andi zl,0x7F
+ rcall dram_setaddr
+ swap temp
+
+ DRAM_SENDNIBBLE
+
+ cbi PORTC,ram_cas
+ sbi PORTC,ram_cas
+ sbi PORTC,ram_w
+ sbi PORTB,ram_ras
+
+ in temp,DDRC
+ andi temp,~RAM_DQ_MASK
+ out DDRC,temp
+ in temp,PORTC
+ andi temp,~RAM_DQ_MASK
+ out PORTC,temp
+#else /* RAMORG == 1 */
+ in temp2,DDRC ;DRAM data ports as outputs
+ ori temp2,RAM_DQ_MASK
+ out DDRC,temp2
+
+ push temp
+ DRAM_SENDNIBBLE
+ pop temp
+
+ cbi PORTD,ram_a8
+ DRAM_SETADDR adrh
+ cbi PORTB,ram_ras
+
+ cbi PORTC,ram_w ;early write
+ DRAM_SETADDR adrl
+ cbi PORTC,ram_cas
+ sbi PORTC,ram_cas
+
+ sbi PORTD,ram_a8
+ swap temp
+
+ DRAM_SENDNIBBLE
+
+ cbi PORTC,ram_cas
nop
+ sbi PORTC,ram_cas
+ sbi PORTC,ram_w
+ sbi PORTB,ram_ras
+
+ in temp,DDRC
+ andi temp,~RAM_DQ_MASK
+ out DDRC,temp
+ in temp,PORTC
+ andi temp,~RAM_DQ_MASK
+ out PORTC,temp
+#endif /* RAMORG */
+ sei
+ ret
+
+#endif /* CLASSIC_DRAM == 0 */
+
+; ****************************************************************************
+
+; refresh interupt; exec 2 cbr cycles
+refrint:
+ cbi PORTC,ram_cas
+ cbi PORTB,ram_ras
nop
+ sbi PORTB,ram_ras
+ cbi PORTB,ram_ras
+ sbi PORTC,ram_cas
+ sbi PORTB,ram_ras
reti
+
+; ****************************************************************************
+
+; ------------- system timer 10ms ---------------
+ .dseg
+
+timer_base:
+timer_ms:
+ .byte 2
+timer_s:
+ .byte 4
+; don't change order here, clock put/get depends on it.
+cntms_out: ; register for ms
+ .byte 2
+utime_io: ; register for uptime.
+ .byte 4
+cnt_1ms:
+ .byte 2
+uptime:
+ .byte 4
+timer_top:
+ .equ timer_size = timer_top - timer_base
+
+ .equ clkofs = cnt_1ms-cntms_out
+ .equ timerofs = cnt_1ms-timer_ms
+
+ .cseg
+sysclockint:
+ push zl
+ in zl,SREG
+ push zl
+ push zh
+
+ lds zl,cnt_1ms
+ lds zh,cnt_1ms+1
+ adiw z,1
+ sts cnt_1ms,zl
+ sts cnt_1ms+1,zh
+ cpi zl,low(1000)
+ ldi zl,high(1000) ;doesn't change flags
+ cpc zh,zl
+ brlo syscl_end
+
+ ldi zl,0
+ sts cnt_1ms,zl
+ sts cnt_1ms+1,zl
+
+ lds zl,uptime+0
+ inc zl
+ sts uptime+0,zl
+ brne syscl_end
+ lds zl,uptime+1
+ inc zl
+ sts uptime+1,zl
+ brne syscl_end
+ lds zl,uptime+2
+ inc zl
+ sts uptime+2,zl
+ brne syscl_end
+ lds zl,uptime+3
+ inc zl
+ sts uptime+3,zl
+
+syscl_end:
+ pop zh
+ pop zl
+ out SREG,zl
+ pop zl
+ reti
+clockget:
+ ldi temp,0xFF
+ subi temp2,TIMER_MSECS
+ brcs clkget_end ;Port number in range?
+ ldi zl,low(cntms_out)
+ ldi zh,high(cntms_out)
+ breq clkget_copy ;lowest byte requestet, latch clock
+ cpi temp2,6
+ brsh clkget_end ;Port number to high?
+
+ add zl,temp2
+ brcc PC+2
+ inc zh
+ ld temp,z
+clkget_end:
+ ret
+
+
+
+clkget_copy:
+ ldi temp2,6
+ cli
+clkget_l:
+ ldd temp,z+clkofs
+ st z+,temp
+ dec temp2
+ brne clkget_l
+ sei
+ lds temp,cntms_out
+ ;req. byte in temp
+ ret
+
+clockput:
+ subi temp2,TIMERPORT
+ brcs clkput_end ;Port number in range?
+ brne clkput_1
+
+ ; clock control
+
+ cpi temp,starttimercmd
+ breq timer_start
+ cpi temp,quitTimerCmd
+ breq timer_quit
+ cpi temp,printTimerCmd
+ breq timer_print
+ cpi temp,uptimeCmd
+ brne cp_ex
+ rjmp uptime_print
+cp_ex:
+ ret
+
+timer_quit:
+ rcall timer_print
+ rjmp timer_start
+
+clkput_1:
+ dec temp2
+ ldi zl,low(cntms_out)
+ ldi zh,high(cntms_out)
+ breq clkput_copy ;lowest byte requestet, latch clock
+ cpi temp2,6
+ brsh clkput_end ;Port number to high?
+
+ add zl,temp2
+ brcc PC+2
+ inc zh
+ st z,temp
+clkput_end:
+ ret
+
+clkput_copy:
+ st z,temp
+ adiw z,5
+ ldi temp2,6
+ cli
+clkput_l:
+ ldd temp,z+clkofs
+ st z+,temp
+ dec temp2
+ brne clkput_l
+ sei
+ ret
+
+; start/reset timer
+;
+timer_start:
+ ldi zl,low(timer_ms)
+ ldi zh,high(timer_ms)
+ ldi temp2,6
+ cli
+ts_loop:
+ ldd temp,z+timerofs
+ st z+,temp
+ dec temp2
+ brne ts_loop
+ sei
+ ret
+
+; print timer
+;
+
+timer_print:
+ push adrh
+ push adrl
+ push oph
+ push opl
+ ldi zl,low(timer_ms)
+ ldi zh,high(timer_ms)
+
+; put ms on stack (16 bit)
+
+ cli
+ ldd adrl,z+timerofs
+ ld temp2,z+
+ sub adrl,temp2
+ ldd adrh,z+timerofs
+ ld temp2,z+
+ sbc adrh,temp2
+ brsh tp_s
+
+ subi adrl,low(-1000)
+ sbci adrh,high(-1000)
+ sec
+tp_s:
+ push adrh
+ push adrl
+
+;
+
+ ldd temp,z+timerofs
+ ld adrl,z+
+ sbc temp,adrl
+
+ ldd temp2,z+timerofs
+ ld adrh,z+
+ sbc temp2,adrh
+
+ ldd opl,z+timerofs
+ ld adrl,z+
+ sbc opl,adrl
+
+ sei
+ ldd oph,z+timerofs
+ ld adrh,z+
+ sbc oph,adrh
+
+ rcall printstr
+ .db 13,"Timer running. Elapsed: ",0
+ rcall print_ultoa
+
+ rcall printstr
+ .db ",",0
+ ldi opl,0
+ ldi oph,0
+ pop temp
+ pop temp2
+ rcall print_ultoa
+ rcall printstr
+ .db "s. ",0,0
+
+ pop opl
+ pop oph
+ pop adrl
+ pop adrh
+ ret
+
+uptime_print:
+
+ push oph
+ push opl
+ ldi zl,low(cnt_1ms)
+ ldi zh,high(cnt_1ms)
+
+ cli
+ ld temp,z+
+ push temp
+ ld temp,z+
+ push temp
+
+ ld temp,z+
+ ld temp2,z+
+ ld opl,z+
+ sei
+ ld oph,z+
+
+ rcall printstr
+ .db 13,"Uptime: ",0
+
+ rcall print_ultoa
+ rcall printstr
+ .db ",",0
+
+ ldi opl,0
+ ldi oph,0
+ pop temp2
+ pop temp
+ rcall print_ultoa
+ rcall printstr
+ .db "s.",0,0
+
+ pop opl
+ pop oph
+ ret
+
+
+
; --------------- Debugging stuff ---------------
+;Print a unsigned lonng value to the uart
+; oph:opl:temp2:temp = value
+
+print_ultoa:
+ push adrh
+ push adrl
+ push yl
+
+ clr adrl ;adrl = stack level
+
+ultoa1: ldi yl, 32 ;adrh = oph:temp % 10
+ clr adrh ;oph:temp /= 10
+ultoa2: lsl temp
+ rol temp2
+ rol opl
+ rol oph
+ rol adrh
+ cpi adrh,10
+ brcs ultoa3
+ subi adrh,10
+ inc temp
+ultoa3: dec yl
+ brne ultoa2
+ cpi adrh, 10 ;adrh is a numeral digit '0'-'9'
+ subi adrh, -'0'
+ push adrh ;Stack it
+ inc adrl
+ ldi yl,0
+ cp temp,yl ;Repeat until oph:temp gets zero
+ cpc temp2,yl
+ cpc opl,yl
+ cpc oph,yl
+ brne ultoa1
+
+ultoa6: pop temp ;Flush stacked digits
+ rcall uartputc
+ dec adrl
+ brne ultoa6
+
+ pop yl
+ pop adrl
+ pop adrh
+ ret
+
+
;Prints the lower nibble of temp in hex to the uart
printhexn:
push temp
.equ memReadByte = dram_read
.equ memWriteByte = dram_write
+; --------------------------------------------------------------
+
+ .dseg
+
+#define RXBUFMASK RXBUFSIZE-1
+
+rxcount:
+ .byte 1
+rxidx_w:
+ .byte 1
+rxidx_r:
+ .byte 1
+rxfifo:
+ .byte RXBUFSIZE
+ .byte 0
+
+ .cseg
+
+; Save received character in a circular buffer. Do nothing if buffer overflows.
+
+rxint:
+ push temp
+ in temp,sreg
+ push temp
+ push zh
+ push zl
+#ifdef __ATmega8__
+ in temp,UDR
+#else
+ lds temp,UDR0
+#endif
+ lds zh,rxcount
+ cpi zh,RXBUFSIZE
+ brsh rxi_ov
+ inc zh
+ sts rxcount,zh
+
+ ldi zl,low(rxfifo)
+ lds zh,rxidx_w
+ add zl,zh
+ inc zh
+ andi zh,RXBUFMASK
+ sts rxidx_w,zh
+ ldi zh,high(rxfifo)
+ brcc PC+2
+ inc zh
+ st z,temp
+rxi_ov:
+ pop zl
+ pop zh
+ pop temp
+ out sreg,temp
+ pop temp
+ reti
-;Fetches a char from the uart to temp. If none available, waits till one is.
+;Fetches a char from the buffer to temp. If none available, waits till one is.
+
uartgetc:
- lds temp,ucsr0a
- sbrs temp,7
- rjmp uartgetc
- lds temp,udr0
+ lds temp,rxcount ; Number of characters in buffer
+ tst temp
+ breq uartgetc
+
+ push zh
+ push zl
+ ldi zl,low(rxfifo)
+ ldi zh,high(rxfifo)
+ lds temp,rxidx_r
+ add zl,temp
+ brcc PC+2
+ inc zh
+ inc temp
+ andi temp,RXBUFMASK
+ sts rxidx_r,temp
+ cli
+ lds temp,rxcount
+ dec temp
+ sts rxcount,temp
+ sei
+ ld temp,z ;don't forget to get the char
+ pop zl
+ pop zh
ret
+
+
;Sends a char from temp to the uart.
uartputc:
+#if defined __ATmega8__
+uartputc_l:
+ sbis UCSRA,UDRE
+ rjmp uartputc_l
+ out UDR,temp
+#else
push temp
uartputc_l:
- lds temp,ucsr0a
- sbrs temp,5
+ lds temp,UCSR0A
+ sbrs temp,UDRE0
rjmp uartputc_l
pop temp
- sts udr0,temp
+ sts UDR0,temp
+#endif
ret
; ------------ Fetch phase stuff -----------------
do_fetch_af:
mov opl,z_flags
mov oph,z_a
- rcall do_op_calcparity
- andi opl,~(1<<ZFL_P)
- sbrs temp2,0
- ori opl,(1<<ZFL_P)
ret
do_fetch_bc:
rcall memReadByte
mov opl,temp
- mov adrh,z_sph
- mov adrl,z_spl
ldi temp,1
ldi temp2,0
add adrl,temp
do_fetch_rst:
mov adrl,z_pcl
mov adrh,z_pch
+ subi adrl,1
+ sbci adrh,0
rcall memReadByte
andi temp,0x38
ldi oph,0
do_store_af:
mov z_a,oph
mov z_flags,opl
- ldi temp,0
- mov parityb,temp
- sbrs z_flags,ZFL_P
- inc parityb
ret
do_store_bc:
mov temp,opl
rcall memWriteByte
- mov adrh,z_sph
- mov adrl,z_spl
ldi temp,1
ldi temp2,0
add adrl,temp
;
;I sure hope I got the mapping between flags and instructions correct...
-;----------------------------------------------------------------\r
-;| |\r
-;| Zilog |\r
-;| |\r
-;| ZZZZZZZ 88888 000 |\r
-;| Z 8 8 0 0 |\r
-;| Z 8 8 0 0 0 |\r
-;| Z 88888 0 0 0 |\r
-;| Z 8 8 0 0 0 |\r
-;| Z 8 8 0 0 |\r
-;| ZZZZZZZ 88888 000 |\r
-;| |\r
-;| Z80 MICROPROCESSOR Instruction Set Summary |\r
-;| |\r
-;----------------------------------------------------------------\r
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;|----------+------+---------------------+----------------------|\r
-;|ADC A,s |***V0*|Add with Carry |A=A+s+CY |\r
-;|ADC HL,ss |**?V0*|Add with Carry |HL=HL+ss+CY |\r
-;|ADD A,s |***V0*|Add |A=A+s |\r
-;|ADD HL,ss |--?-0*|Add |HL=HL+ss |\r
-;|ADD IX,pp |--?-0*|Add |IX=IX+pp |\r
-;|ADD IY,rr |--?-0*|Add |IY=IY+rr |\r
-;|AND s |***P00|Logical AND |A=A&s |\r
-;|BIT b,m |?*1?0-|Test Bit |m&{2^b} |\r
-;|CALL cc,nn|------|Conditional Call |If cc CALL |\r
-;|CALL nn |------|Unconditional Call |-[SP]=PC,PC=nn |\r
-;|CCF |--?-0*|Complement Carry Flag|CY=~CY |\r
-;|CP s |***V1*|Compare |A-s |\r
-;|CPD |****1-|Compare and Decrement|A-[HL],HL=HL-1,BC=BC-1|\r
-;|CPDR |****1-|Compare, Dec., Repeat|CPD till A=[HL]or BC=0|\r
-;|CPI |****1-|Compare and Increment|A-[HL],HL=HL+1,BC=BC-1|\r
-;|CPIR |****1-|Compare, Inc., Repeat|CPI till A=[HL]or BC=0|\r
-;|CPL |--1-1-|Complement |A=~A |\r
-;|DAA |***P-*|Decimal Adjust Acc. |A=BCD format |\r
-;|DEC s |***V1-|Decrement |s=s-1 |\r
-;|DEC xx |------|Decrement |xx=xx-1 |\r
-;|DEC ss |------|Decrement |ss=ss-1 |\r
-;|DI |------|Disable Interrupts | |\r
-;|DJNZ e |------|Dec., Jump Non-Zero |B=B-1 till B=0 |\r
-;|EI |------|Enable Interrupts | |\r
-;|EX [SP],HL|------|Exchange |[SP]<->HL |\r
-;|EX [SP],xx|------|Exchange |[SP]<->xx |\r
-;|EX AF,AF' |------|Exchange |AF<->AF' |\r
-;|EX DE,HL |------|Exchange |DE<->HL |\r
-;|EXX |------|Exchange |qq<->qq' (except AF)|\r
-;|HALT |------|Halt | |\r
-;|IM n |------|Interrupt Mode | (n=0,1,2)|\r
-;|IN A,[n] |------|Input |A=[n] |\r
-;|IN r,[C] |***P0-|Input |r=[C] |\r
-;|INC r |***V0-|Increment |r=r+1 |\r
-;|INC [HL] |***V0-|Increment |[HL]=[HL]+1 |\r
-;|INC xx |------|Increment |xx=xx+1 |\r
-;|INC [xx+d]|***V0-|Increment |[xx+d]=[xx+d]+1 |\r
-;|INC ss |------|Increment |ss=ss+1 |\r
-;|IND |?*??1-|Input and Decrement |[HL]=[C],HL=HL-1,B=B-1|\r
-;|INDR |?1??1-|Input, Dec., Repeat |IND till B=0 |\r
-;|INI |?*??1-|Input and Increment |[HL]=[C],HL=HL+1,B=B-1|\r
-;|INIR |?1??1-|Input, Inc., Repeat |INI till B=0 |\r
-;|JP [HL] |------|Unconditional Jump |PC=[HL] |\r
-;|JP [xx] |------|Unconditional Jump |PC=[xx] |\r
-;|JP nn |------|Unconditional Jump |PC=nn |\r
-;|JP cc,nn |------|Conditional Jump |If cc JP |\r
-;|JR e |------|Unconditional Jump |PC=PC+e |\r
-;|JR cc,e |------|Conditional Jump |If cc JR(cc=C,NC,NZ,Z)|\r
-;|LD dst,src|------|Load |dst=src |\r
-;|LD A,i |**0*0-|Load |A=i (i=I,R)|\r
-;|LDD |--0*0-|Load and Decrement |[DE]=[HL],HL=HL-1,# |\r
-;|LDDR |--000-|Load, Dec., Repeat |LDD till BC=0 |\r
-;|LDI |--0*0-|Load and Increment |[DE]=[HL],HL=HL+1,# |\r
-;|LDIR |--000-|Load, Inc., Repeat |LDI till BC=0 |\r
-;|NEG |***V1*|Negate |A=-A |\r
-;|NOP |------|No Operation | |\r
-;|OR s |***P00|Logical inclusive OR |A=Avs |\r
-;|OTDR |?1??1-|Output, Dec., Repeat |OUTD till B=0 |\r
-;|OTIR |?1??1-|Output, Inc., Repeat |OUTI till B=0 |\r
-;|OUT [C],r |------|Output |[C]=r |\r
-;|OUT [n],A |------|Output |[n]=A |\r
-;|OUTD |?*??1-|Output and Decrement |[C]=[HL],HL=HL-1,B=B-1|\r
-;|OUTI |?*??1-|Output and Increment |[C]=[HL],HL=HL+1,B=B-1|\r
-;|POP xx |------|Pop |xx=[SP]+ |\r
-;|POP qq |------|Pop |qq=[SP]+ |\r
-;|PUSH xx |------|Push |-[SP]=xx |\r
-;|PUSH qq |------|Push |-[SP]=qq |\r
-;|RES b,m |------|Reset bit |m=m&{~2^b} |\r
-;|RET |------|Return |PC=[SP]+ |\r
-;|RET cc |------|Conditional Return |If cc RET |\r
-;|RETI |------|Return from Interrupt|PC=[SP]+ |\r
-;|RETN |------|Return from NMI |PC=[SP]+ |\r
-;|RL m |**0P0*|Rotate Left |m={CY,m}<- |\r
-;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- |\r
-;|RLC m |**0P0*|Rotate Left Circular |m=m<- |\r
-;|RLCA |--0-0*|Rotate Left Circular |A=A<- |\r
-;----------------------------------------------------------------\r
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;|----------+------+---------------------+----------------------|\r
-;|RLD |**0P0-|Rotate Left 4 bits |{A,[HL]}={A,[HL]}<- ##|\r
-;|RR m |**0P0*|Rotate Right |m=->{CY,m} |\r
-;|RRA |--0-0*|Rotate Right Acc. |A=->{CY,A} |\r
-;|RRC m |**0P0*|Rotate Right Circular|m=->m |\r
-;|RRCA |--0-0*|Rotate Right Circular|A=->A |\r
-;|RRD |**0P0-|Rotate Right 4 bits |{A,[HL]}=->{A,[HL]} ##|\r
-;|RST p |------|Restart | (p=0H,8H,10H,...,38H)|\r
-;|SBC A,s |***V1*|Subtract with Carry |A=A-s-CY |\r
-;|SBC HL,ss |**?V1*|Subtract with Carry |HL=HL-ss-CY |\r
-;|SCF |--0-01|Set Carry Flag |CY=1 |\r
-;|SET b,m |------|Set bit |m=mv{2^b} |\r
-;|SLA m |**0P0*|Shift Left Arithmetic|m=m*2 |\r
-;|SRA m |**0P0*|Shift Right Arith. |m=m/2 |\r
-;|SRL m |**0P0*|Shift Right Logical |m=->{0,m,CY} |\r
-;|SUB s |***V1*|Subtract |A=A-s |\r
-;|XOR s |***P00|Logical Exclusive OR |A=Axs |\r
-;|----------+------+--------------------------------------------|\r
-;| F |-*01? |Flag unaffected/affected/reset/set/unknown |\r
-;| S |S |Sign flag (Bit 7) |\r
-;| Z | Z |Zero flag (Bit 6) |\r
-;| HC | H |Half Carry flag (Bit 4) |\r
-;| P/V | P |Parity/Overflow flag (Bit 2, V=overflow) |\r
-;| N | N |Add/Subtract flag (Bit 1) |\r
-;| CY | C|Carry flag (Bit 0) |\r
-;|-----------------+--------------------------------------------|\r
-;| n |Immediate addressing |\r
-;| nn |Immediate extended addressing |\r
-;| e |Relative addressing (PC=PC+2+offset) |\r
-;| [nn] |Extended addressing |\r
-;| [xx+d] |Indexed addressing |\r
-;| r |Register addressing |\r
-;| [rr] |Register indirect addressing |\r
-;| |Implied addressing |\r
-;| b |Bit addressing |\r
-;| p |Modified page zero addressing (see RST) |\r
-;|-----------------+--------------------------------------------|\r
-;|DEFB n(,...) |Define Byte(s) |\r
-;|DEFB 'str'(,...) |Define Byte ASCII string(s) |\r
-;|DEFS nn |Define Storage Block |\r
-;|DEFW nn(,...) |Define Word(s) |\r
-;|-----------------+--------------------------------------------|\r
-;| A B C D E |Registers (8-bit) |\r
-;| AF BC DE HL |Register pairs (16-bit) |\r
-;| F |Flag register (8-bit) |\r
-;| I |Interrupt page address register (8-bit) |\r
-;| IX IY |Index registers (16-bit) |\r
-;| PC |Program Counter register (16-bit) |\r
-;| R |Memory Refresh register |\r
-;| SP |Stack Pointer register (16-bit) |\r
-;|-----------------+--------------------------------------------|\r
-;| b |One bit (0 to 7) |\r
-;| cc |Condition (C,M,NC,NZ,P,PE,PO,Z) |\r
-;| d |One-byte expression (-128 to +127) |\r
-;| dst |Destination s, ss, [BC], [DE], [HL], [nn] |\r
-;| e |One-byte expression (-126 to +129) |\r
-;| m |Any register r, [HL] or [xx+d] |\r
-;| n |One-byte expression (0 to 255) |\r
-;| nn |Two-byte expression (0 to 65535) |\r
-;| pp |Register pair BC, DE, IX or SP |\r
-;| qq |Register pair AF, BC, DE or HL |\r
-;| qq' |Alternative register pair AF, BC, DE or HL |\r
-;| r |Register A, B, C, D, E, H or L |\r
-;| rr |Register pair BC, DE, IY or SP |\r
-;| s |Any register r, value n, [HL] or [xx+d] |\r
-;| src |Source s, ss, [BC], [DE], [HL], nn, [nn] |\r
-;| ss |Register pair BC, DE, HL or SP |\r
-;| xx |Index register IX or IY |\r
-;|-----------------+--------------------------------------------|\r
-;| + - * / ^ |Add/subtract/multiply/divide/exponent |\r
-;| & ~ v x |Logical AND/NOT/inclusive OR/exclusive OR |\r
-;| <- -> |Rotate left/right |\r
-;| [ ] |Indirect addressing |\r
-;| [ ]+ -[ ] |Indirect addressing auto-increment/decrement|\r
-;| { } |Combination of operands |\r
-;| # |Also BC=BC-1,DE=DE-1 |\r
-;| ## |Only lower 4 bits of accumulator A used |\r
-;----------------------------------------------------------------\r
-\r
-
-;ToDo: Parity at more instructions...
-
+;----------------------------------------------------------------
+;| |
+;| Zilog |
+;| |
+;| ZZZZZZZ 88888 000 |
+;| Z 8 8 0 0 |
+;| Z 8 8 0 0 0 |
+;| Z 88888 0 0 0 |
+;| Z 8 8 0 0 0 |
+;| Z 8 8 0 0 |
+;| ZZZZZZZ 88888 000 |
+;| |
+;| Z80 MICROPROCESSOR Instruction Set Summary |
+;| |
+;----------------------------------------------------------------
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;|----------+------+---------------------+----------------------|
+;|ADC A,s |***V0*|Add with Carry |A=A+s+CY |
+;|ADC HL,ss |**?V0*|Add with Carry |HL=HL+ss+CY |
+;|ADD A,s |***V0*|Add |A=A+s |
+;|ADD HL,ss |--?-0*|Add |HL=HL+ss |
+;|ADD IX,pp |--?-0*|Add |IX=IX+pp |
+;|ADD IY,rr |--?-0*|Add |IY=IY+rr |
+;|AND s |**1P00|Logical AND |A=A&s |
+;|BIT b,m |?*1?0-|Test Bit |m&{2^b} |
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|CALL nn |------|Unconditional Call |-[SP]=PC,PC=nn |
+;|CCF |--?-0*|Complement Carry Flag|CY=~CY |
+;|CP s |***V1*|Compare |A-s |
+;|CPD |****1-|Compare and Decrement|A-[HL],HL=HL-1,BC=BC-1|
+;|CPDR |****1-|Compare, Dec., Repeat|CPD till A=[HL]or BC=0|
+;|CPI |****1-|Compare and Increment|A-[HL],HL=HL+1,BC=BC-1|
+;|CPIR |****1-|Compare, Inc., Repeat|CPI till A=[HL]or BC=0|
+;|CPL |--1-1-|Complement |A=~A |
+;|DAA |***P-*|Decimal Adjust Acc. |A=BCD format |
+;|DEC s |***V1-|Decrement |s=s-1 |
+;|DEC xx |------|Decrement |xx=xx-1 |
+;|DEC ss |------|Decrement |ss=ss-1 |
+;|DI |------|Disable Interrupts | |
+;|DJNZ e |------|Dec., Jump Non-Zero |B=B-1 till B=0 |
+;|EI |------|Enable Interrupts | |
+;|EX [SP],HL|------|Exchange |[SP]<->HL |
+;|EX [SP],xx|------|Exchange |[SP]<->xx |
+;|EX AF,AF' |------|Exchange |AF<->AF' |
+;|EX DE,HL |------|Exchange |DE<->HL |
+;|EXX |------|Exchange |qq<->qq' (except AF)|
+;|HALT |------|Halt | |
+;|IM n |------|Interrupt Mode | (n=0,1,2)|
+;|IN A,[n] |------|Input |A=[n] |
+;|IN r,[C] |***P0-|Input |r=[C] |
+;|INC r |***V0-|Increment |r=r+1 |
+;|INC [HL] |***V0-|Increment |[HL]=[HL]+1 |
+;|INC xx |------|Increment |xx=xx+1 |
+;|INC [xx+d]|***V0-|Increment |[xx+d]=[xx+d]+1 |
+;|INC ss |------|Increment |ss=ss+1 |
+;|IND |?*??1-|Input and Decrement |[HL]=[C],HL=HL-1,B=B-1|
+;|INDR |?1??1-|Input, Dec., Repeat |IND till B=0 |
+;|INI |?*??1-|Input and Increment |[HL]=[C],HL=HL+1,B=B-1|
+;|INIR |?1??1-|Input, Inc., Repeat |INI till B=0 |
+;|JP [HL] |------|Unconditional Jump |PC=[HL] |
+;|JP [xx] |------|Unconditional Jump |PC=[xx] |
+;|JP nn |------|Unconditional Jump |PC=nn |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|JR e |------|Unconditional Jump |PC=PC+e |
+;|JR cc,e |------|Conditional Jump |If cc JR(cc=C,NC,NZ,Z)|
+;|LD dst,src|------|Load |dst=src |
+;|LD A,i |**0*0-|Load |A=i (i=I,R)|
+;|LDD |--0*0-|Load and Decrement |[DE]=[HL],HL=HL-1,# |
+;|LDDR |--000-|Load, Dec., Repeat |LDD till BC=0 |
+;|LDI |--0*0-|Load and Increment |[DE]=[HL],HL=HL+1,# |
+;|LDIR |--000-|Load, Inc., Repeat |LDI till BC=0 |
+;|NEG |***V1*|Negate |A=-A |
+;|NOP |------|No Operation | |
+;|OR s |**0P00|Logical inclusive OR |A=Avs |
+;|OTDR |?1??1-|Output, Dec., Repeat |OUTD till B=0 |
+;|OTIR |?1??1-|Output, Inc., Repeat |OUTI till B=0 |
+;|OUT [C],r |------|Output |[C]=r |
+;|OUT [n],A |------|Output |[n]=A |
+;|OUTD |?*??1-|Output and Decrement |[C]=[HL],HL=HL-1,B=B-1|
+;|OUTI |?*??1-|Output and Increment |[C]=[HL],HL=HL+1,B=B-1|
+;|POP xx |------|Pop |xx=[SP]+ |
+;|POP qq |------|Pop |qq=[SP]+ |
+;|PUSH xx |------|Push |-[SP]=xx |
+;|PUSH qq |------|Push |-[SP]=qq |
+;|RES b,m |------|Reset bit |m=m&{~2^b} |
+;|RET |------|Return |PC=[SP]+ |
+;|RET cc |------|Conditional Return |If cc RET |
+;|RETI |------|Return from Interrupt|PC=[SP]+ |
+;|RETN |------|Return from NMI |PC=[SP]+ |
+;|RL m |**0P0*|Rotate Left |m={CY,m}<- |
+;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- |
+;|RLC m |**0P0*|Rotate Left Circular |m=m<- |
+;|RLCA |--0-0*|Rotate Left Circular |A=A<- |
+;|RLD |**0P0-|Rotate Left 4 bits |{A,[HL]}={A,[HL]}<- ##|
+;|RR m |**0P0*|Rotate Right |m=->{CY,m} |
+;|RRA |--0-0*|Rotate Right Acc. |A=->{CY,A} |
+;|RRC m |**0P0*|Rotate Right Circular|m=->m |
+;|RRCA |--0-0*|Rotate Right Circular|A=->A |
+;|RRD |**0P0-|Rotate Right 4 bits |{A,[HL]}=->{A,[HL]} ##|
+;|RST p |------|Restart | (p=0H,8H,10H,...,38H)|
+;|SBC A,s |***V1*|Subtract with Carry |A=A-s-CY |
+;|SBC HL,ss |**?V1*|Subtract with Carry |HL=HL-ss-CY |
+;|SCF |--0-01|Set Carry Flag |CY=1 |
+;|SET b,m |------|Set bit |m=mv{2^b} |
+;|SLA m |**0P0*|Shift Left Arithmetic|m=m*2 |
+;|SRA m |**0P0*|Shift Right Arith. |m=m/2 |
+;|SRL m |**0P0*|Shift Right Logical |m=->{0,m,CY} |
+;|SUB s |***V1*|Subtract |A=A-s |
+;|XOR s |**0P00|Logical Exclusive OR |A=Axs |
+;|----------+------+--------------------------------------------|
+
+
+.equ AVR_T = 6
.equ AVR_H = 5
.equ AVR_S = 4
.equ AVR_V = 3
.equ AVR_Z = 1
.equ AVR_C = 0
+;------------------------------------------------;
+; Move single bit between two registers
+;
+; bmov dstreg,dstbit,srcreg.srcbit
+
+.macro bmov
+ bst @2,@3
+ bld @0,@1
+.endm
+
+
+;------------------------------------------------;
+; Load table value from flash indexed by source reg.
+;
+; ldpmx dstreg,tablebase,indexreg
+;
+; (6 words, 8 cycles)
+
+.macro ldpmx
+ ldi zl,low (@1*2)
+ ldi zh,high(@1*2)
+ add zl,@2
+ brcc PC+2
+ inc zh
+ lpm @0,z
+.endm
+
+.macro do_z80_flags_HP
+#if EM_Z80
+ bmov z_flags, ZFL_P, temp, AVR_V
+ bmov z_flags, ZFL_H, temp, AVR_H
+#endif
+.endm
+
+.macro do_z80_flags_set_N
+#if EM_Z80
+ ori z_flags, (1<<ZFL_N) ; Negation auf 1
+#endif
+.endm
+
+.macro do_z80_flags_set_HN
+#if EM_Z80
+ ori z_flags,(1<<ZFL_N)|(1<<ZFL_H)
+#endif
+.endm
+
+.macro do_z80_flags_clear_N
+#if EM_Z80
+ andi z_flags,~(1<<ZFL_N)
+#endif
+.endm
+
+.macro do_z80_flags_op_rotate
+ ; must not change avr carry flag!
+#if EM_Z80
+ andi z_flags, ~( (1<<ZFL_H) | (1<<ZFL_N) | (1<<ZFL_C) )
+#else
+ andi z_flags, ~( (1<<ZFL_C) )
+#endif
+.endm
+
+.macro do_z80_flags_op_and
+#if EM_Z80
+ ori z_flags,(1<<ZFL_H)
+#else
+ ori z_flags,(1<<ZFL_H)
+#endif
+.endm
+
+.macro do_z80_flags_op_or
+#if EM_Z80
+#endif
+.endm
+
+
do_op_nop:
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|INC r |***V0-|Increment |r=r+1 |\r
-;|INC [HL] |***V0-|Increment |[HL]=[HL]+1 |\r
-;|INC [xx+d]|***V0-|Increment |[xx+d]=[xx+d]+1 |\r
-;\r
-; OK\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|INC r |***V0-|Increment |r=r+1 |
+;|INC [HL] |***V0-|Increment |[HL]=[HL]+1 |
+;|INC [xx+d]|***V0-|Increment |[xx+d]=[xx+d]+1 |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|INC r |**-P0-|Increment |r=r+1 |
+;|INC [HL] |**-P0-|Increment |[HL]=[HL]+1 |
+;
+;
do_op_inc:
- andi z_flags, (1<<ZFL_C) ; bis auf Carry alles auf 0
- ldi temp, 1
- add opl, temp
- in temp, sreg
- mov parityb, opl
- bst temp, AVR_Z ; Zero
- bld z_flags, ZFL_Z
- sbrc opl, 7 ; Sign
- ori z_flags, (1<<ZFL_S)
- bst temp, AVR_H ; Half Sign
- bld z_flags, ZFL_H\r
- bst temp, AVR_C ; Overflow\r
- bld z_flags, ZFL_P\r
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|DEC s |***V1-|Decrement |s=s-1 |\r
-;\r
-; OK\r
+ ldi temp,1
+ add opl,temp
+ in temp, sreg
+ andi z_flags,(1<<ZFL_H)|(1<<ZFL_C) ; preserve C-, and H-flag
+ ldpmx temp2, sz53p_tab, opl
+ or z_flags,temp2 ;
+ do_z80_flags_HP
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|DEC r |***V1-|Decrement |s=s-1 |
+;|INC [HL] |***V0-|Increment |[HL]=[HL]+1 |
+;|INC [xx+d]|***V0-|Increment |[xx+d]=[xx+d]+1 |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|DEC r |**-P -|Increment |r=r+1 |
+;|DEC [HL] |**-P -|Increment |[HL]=[HL]+1 |
+;
+;
do_op_dec:
- andi z_flags, (1<<ZFL_C) ; bis auf Carry alles auf 0
- ori z_flags, (1<<ZFL_N) ; Negation auf 1
- ldi temp, 1
- sub opl, temp
+ subi opl,1
in temp, sreg
- mov parityb, opl
- bst temp, AVR_Z ; Zero
- bld z_flags, ZFL_Z
- bst temp, AVR_S ; Sign
- bld z_flags, ZFL_S
- bst temp, AVR_H ; Half Sign
- bld z_flags, ZFL_H
- bst temp, AVR_C ; Underflow\r
- bld z_flags, ZFL_P\r
- ret
-\r
-\r
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|INC xx |------|Increment |xx=xx+1 |\r
-;|INC ss |------|Increment |ss=ss+1 |\r
-;\r
-; OK\r
+ andi z_flags,(1<<ZFL_H)|(1<<ZFL_C) ; preserve C-, and H-flag
+ ldpmx temp2, sz53p_tab, opl
+ or z_flags,temp2 ;
+ do_z80_flags_HP
+ do_z80_flags_set_N
+ ret
+
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|INC xx |------|Increment |xx=xx+1 |
+;|INC ss |------|Increment |ss=ss+1 |
+;
+;
do_op_inc16:
- ldi temp, 1
- ldi temp2, 0
- add opl, temp
- adc oph, temp2
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|DEC xx |------|Decrement |xx=xx-1 |\r
-;|DEC ss |------|Decrement |ss=ss-1 |\r
-;\r
-; OK\r
+ inc opl
+ brne op_i16x
+ inc oph
+op_i16x:
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|DEC xx |------|Decrement |xx=xx-1 |
+;|DEC ss |------|Decrement |ss=ss-1 |
+;
+;
do_op_dec16:
- ldi temp, 1
- ldi temp2, 0
- sub opl, temp
- sbc oph, temp2
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|RLCA |--0-0*|Rotate Left Circular |A=A<- |\r
-;\r
-; OK\r
+ subi opl, 1
+ sbci oph, 0
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|RLCA |--0-0*|Rotate Left Circular |A=A<- |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|RLCA |---- *|Rotate Left Circular |A=A<- |
+;
+;
do_op_rlc:
;Rotate Left Cyclical. All bits move 1 to the
;left, the msb becomes c and lsb.
- andi z_flags, ~( (1<<ZFL_H) | (1<<ZFL_N) | (1<<ZFL_C) )
+ do_z80_flags_op_rotate
lsl opl
brcc do_op_rlc_noc
ori opl, 1
do_op_rlc_noc:
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|RRCA |--0-0*|Rotate Right Circular|A=->A |\r
-;\r
-; OK\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|RRCA |--0-0*|Rotate Right Circular|A=->A |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|RRCA |---- *|Rotate Right Circular|A=->A |
+;
+;
do_op_rrc:
;Rotate Right Cyclical. All bits move 1 to the
;right, the lsb becomes c and msb.
- andi z_flags, ~( (1<<ZFL_H) | (1<<ZFL_N) | (1<<ZFL_C) )
+ do_z80_flags_op_rotate
lsr opl
brcc do_op_rrc_noc
ori opl, 0x80
do_op_rrc_noc:
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;|RRA |--0-0*|Rotate Right Acc. |A=->{CY,A} |\r
-;\r
-; OK\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|RRA |--0-0*|Rotate Right Acc. |A=->{CY,A} |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|RRA |---- *|Rotate Right Acc. |A=->{CY,A} |
+;
+;
do_op_rr:
;Rotate Right. All bits move 1 to the right, the lsb
;becomes c, c becomes msb.
- clc
+ clc ; get z80 carry to avr carry
sbrc z_flags,ZFL_C
sec
+ do_z80_flags_op_rotate ; (clear ZFL_C, doesn't change AVR_C)
+ bmov z_flags,ZFL_C, opl,0 ; Bit 0 --> CY
ror opl
- in temp,sreg
- andi z_flags,~( (1<<ZFL_H) | (1<<ZFL_N) | (1<<ZFL_C) )
- bst temp,AVR_C
- bld z_flags,ZFL_C
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|RLA |--0-0*|Rotate Left Acc. |A={CY,A}<- |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|RLA |---- *|Rotate Left Acc. |A={CY,A}<- |
+;
+;
do_op_rl:
;Rotate Left. All bits move 1 to the left, the msb
;becomes c, c becomes lsb.
clc
sbrc z_flags,ZFL_C
sec
+ do_z80_flags_op_rotate ; (clear ZFL_C, doesn't change AVR_C)
+ bmov z_flags,ZFL_C, opl,7 ; Bit 7 --> CY
rol opl
- in temp,sreg
- andi z_flags,0b11101100
- bst temp,AVR_C
- bld z_flags,ZFL_C
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|ADD A,s |***V0*|Add |A=A+s |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|ADD A,s |***P *|Add |A=A+s |
+;
+;
do_op_adda:
- ldi z_flags,0
add opl,z_a
in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- bst temp,AVR_S
- cpi opl,$80
- brne adda_no_s
- ori z_flags,(1<<ZFL_S)
-adda_no_s:
- bst temp,AVR_H
- bld z_flags,ZFL_H
- bst temp,AVR_V
- bld z_flags,ZFL_P
- bst temp,AVR_C
- bld z_flags,ZFL_C
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,P flag
+ bmov z_flags,ZFL_C, temp,AVR_C
+ do_z80_flags_HP
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|ADC A,s |***V0*|Add with Carry |A=A+s+CY |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|ADC A,s |***P *|Add with Carry |A=A+s+CY |
+;
+;
do_op_adca:
clc
sbrc z_flags,ZFL_C
sec
adc opl,z_a
in temp,sreg
- ldi z_flags,0
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- sbrc opl,7
- ori z_flags,(1<<ZFL_S)
- bst temp,AVR_H
- bld z_flags,ZFL_H
- bst temp,AVR_V
- bld z_flags,ZFL_P
- bst temp,AVR_C
- bld z_flags,ZFL_C
- andi z_flags,~(1<<ZFL_N)
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,P
+ bmov z_flags,ZFL_C, temp,AVR_C
+ do_z80_flags_HP
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|SUB s |***V1*|Subtract |A=A-s |
+;|CP s |***V1*|Compare |A-s |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|SUB s |***P *|Subtract |A=A-s |
+;|CP s |***P *|Compare |A-s |
+
+;
do_op_subfa:
mov temp,z_a
sub temp,opl
mov opl,temp
in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- bst temp,AVR_S
- bld z_flags,ZFL_S
- bst temp,AVR_H
- bld z_flags,ZFL_H
- bst temp,AVR_V
- bld z_flags,ZFL_P
- bst temp,AVR_C
- bld z_flags,ZFL_C
- ori z_flags,(1<<ZFL_N)
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,P
+ bmov z_flags,ZFL_C, temp,AVR_C
+ do_z80_flags_HP
+ do_z80_flags_set_N
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|SBC A,s |***V1*|Subtract with Carry |A=A-s-CY |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|SBC A,s |***P *|Subtract with Carry |A=A-s-CY |
+;
+;
do_op_sbcfa:
mov temp,z_a
clc
sbc temp,opl
mov opl,temp
in temp,sreg
- bst temp,AVR_S
- bld z_flags,ZFL_S
- bst temp,AVR_H
- bld z_flags,ZFL_H
- bst temp,AVR_V
- bld z_flags,ZFL_P
- bst temp,AVR_C
- bld z_flags,ZFL_C
- cpi opl,0 ;AVR doesn't set Z?
- in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- ori z_flags,(1<<ZFL_N)
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,P
+ bmov z_flags,ZFL_C, temp,AVR_C
+ do_z80_flags_HP
+ do_z80_flags_set_N
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|AND s |**1P00|Logical AND |A=A&s |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|AND s |**-P 0|Logical AND |A=A&s |
+;
+; TODO H-Flag
do_op_anda:
- ldi z_flags,0
- and opl,z_a
- in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- bst temp,AVR_S
- bld z_flags,ZFL_S
- bst temp,AVR_H
- bld z_flags,ZFL_H
- mov temp,opl
+ and opl,z_a ;
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,P,N,C
+ do_z80_flags_op_and
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|OR s |**0P00|Logical inclusive OR |A=Avs |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|OR s |**-P00|Logical inclusive OR |A=Avs |
+;
+; TODO: H-Flag
do_op_ora:
- ldi z_flags,0
or opl,z_a
- in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- bst temp,AVR_S
- bld z_flags,ZFL_S
- bst temp,AVR_H
- bld z_flags,ZFL_H
- mov temp,opl
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,H,P,N,C
+ do_z80_flags_op_or
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|XOR s |**0P00|Logical Exclusive OR |A=Axs |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|XOR s |**-P 0|Logical Exclusive OR |A=Axs |
+;
+; TODO: H-Flag
do_op_xora:
- ldi z_flags,0
eor opl,z_a
- in temp,sreg
- bst temp,AVR_Z
- bld z_flags,ZFL_Z
- bst temp,AVR_S
- bld z_flags,ZFL_S
- bst temp,AVR_H
- bld z_flags,ZFL_H
- mov temp,opl
+ ldpmx z_flags,sz53p_tab,opl ;S,Z,H,P,N,C
+ do_z80_flags_op_or
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|ADD HL,ss |--?-0*|Add |HL=HL+ss |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|ADD HL,ss |---- *|Add |HL=HL+ss |
+;
+;
do_op_addhl:
add opl,z_l
adc oph,z_h
in temp,sreg
- bst temp,AVR_C
- bld z_flags,ZFL_C
- andi z_flags,~(1<<ZFL_N)
- ret
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
-do_op_sthl: ;store hl to mem loc in opl
- ;ToDo: check flags
+ bmov z_flags,ZFL_H, temp,AVR_H
+ bmov z_flags,ZFL_C, temp,AVR_C
+ do_z80_flags_clear_N
+ ret
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|LD dst,src|------|Load |dst=src |
+;
+;
+do_op_sthl: ;store hl to mem loc in opl:h
mov adrl,opl
mov adrh,oph
mov temp,z_l
rcall memWriteByte
- ldi temp,1
- ldi temp2,0
- add opl,temp
- adc oph,temp2
-
+ inc opl
+ brne op_sthlx
+ inc oph
+op_sthlx:
mov adrl,opl
mov adrh,oph
mov temp,z_h
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|LD dst,src|------|Load |dst=src |
+;
+;
do_op_rmem16:
mov adrl,opl
mov adrh,oph
mov oph,temp
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|LD dst,src|------|Load |dst=src |
+;
+;
do_op_rmem8:
mov adrl,opl
mov adrh,oph
mov opl,temp
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|DAA |***P-*|Decimal Adjust Acc. | |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;
+; Not yet checked
+
+; Description (http://www.z80.info/z80syntx.htm#DAA):
+; This instruction conditionally adjusts the accumulator for BCD addition
+; and subtraction operations. For addition (ADD, ADC, INC) or subtraction
+; (SUB, SBC, DEC, NEC), the following table indicates the operation performed:
+;
+; -------------------------------------------------------------------------------
+; | | C Flag | HEX value in | H Flag | HEX value in | Number | C flag|
+; | Operation| Before | upper digit | Before | lower digit | added | After |
+; | | DAA | (bit 7-4) | DAA | (bit 3-0) | to byte | DAA |
+; |-----------------------------------------------------------------------------|
+; | | 0 | 0-9 | 0 | 0-9 | 00 | 0 |
+; | ADD | 0 | 0-8 | 0 | A-F | 06 | 0 |
+; | | 0 | 0-9 | 1 | 0-3 | 06 | 0 |
+; | ADC | 0 | A-F | 0 | 0-9 | 60 | 1 |
+; | | 0 | 9-F | 0 | A-F | 66 | 1 |
+; | INC | 0 | A-F | 1 | 0-3 | 66 | 1 |
+; | | 1 | 0-2 | 0 | 0-9 | 60 | 1 |
+; | | 1 | 0-2 | 0 | A-F | 66 | 1 |
+; | | 1 | 0-3 | 1 | 0-3 | 66 | 1 |
+; |-----------------------------------------------------------------------------|
+; | SUB | 0 | 0-9 | 0 | 0-9 | 00 | 0 |
+; | SBC | 0 | 0-8 | 1 | 6-F | FA | 0 |
+; | DEC | 1 | 7-F | 0 | 0-9 | A0 | 1 |
+; | NEG | 1 | 6-F | 1 | 6-F | 9A | 1 |
+; |-----------------------------------------------------------------------------|
+;
+; Flags:
+; C: See instruction.
+; N: Unaffected.
+; P/V: Set if Acc. is even parity after operation, reset otherwise.
+; H: See instruction.
+; Z: Set if Acc. is Zero after operation, reset otherwise.
+; S: Set if most significant bit of Acc. is 1 after operation, reset otherwise.
+
+
+
+#if 1
+do_op_da:
+ ldi oph,0 ; what to add
+ sbrc z_flags,ZFL_H ; if H-Flag
+ rjmp op_da_06
+ mov temp,opl
+ andi temp,0x0f ; ... or lower digit > 9
+ cpi temp,0x0a
+ brlo op_da_06n
+op_da_06:
+ ori oph,0x06
+op_da_06n:
+ sbrc z_flags,(1<<ZFL_C)
+ rjmp op_da_60
+ cpi opl,0xa0
+ brlo op_da_60n
+op_da_60:
+ ori oph,0x60
+op_da_60n:
+ cpi opl,0x9a
+ brlo op_da_99n
+ ori z_flags,(1<<ZFL_C); set C
+op_da_99n:
+ sbrs z_flags,ZFL_N ; if sub-op
+ rjmp op_da_add ; then
+ sub opl,oph
+ rjmp op_da_ex
+op_da_add: ; else add-op
+ cpi opl,0x91
+ brlo op_da_60n2
+ mov temp,opl
+ andi temp,0x0f
+ cpi temp,0x0a
+ brlo op_da_60n2
+ ori oph,0x60
+op_da_60n2:
+ add opl,oph
+op_da_ex:
+ in temp,SREG
+ sbrc temp,AVR_H
+ ori z_flags,(1<<ZFL_C)
+ andi z_flags,(1<<ZFL_N)|(1<<ZFL_C) ; preserve C,N
+ ldpmx temp2, sz53p_tab, opl ; get S,Z,P
+ or z_flags,temp2
+ bmov z_flags,ZFL_H, temp,AVR_H ; H (?)
+ ret
+#else
+
do_op_da:
- ;DAA -> todo
+ sbrc z_flags,ZFL_N ; if add-op
+ rjmp do_op_da_sub ; then
+ ldi temp2,0 ;
+ mov temp,opl ;
+ andi temp,0x0f ;
+ cpi temp,0x0a ; if lower digit > 9
+ brlo do_op_da_h ;
+ ori temp2,0x06 ; add 6 to lower digit
+do_op_da_h: ;
+ sbrc z_flags,ZFL_H ; ... or H-Flag
+ ori temp2,0x06 ;
+ add opl,temp2 ;
+
+ ldi temp2,0 ;
+ mov temp,opl ;
+ andi temp,0xf0 ;
+ cpi temp,0xa0 ;
+ brlo do_op_da_c ;
+ ori temp2,0x60 ;
+do_op_da_c: ; else sub-op
+ sbrc z_flags,ZFL_C ;
+ ori temp2,0x60 ;
+ andi z_flags, ~( (1<<ZFL_S) | (1<<ZFL_Z) | (1<<ZFL_H) )
+ add opl,temp2 ;
+ in temp,SREG ;
+ bst temp,AVR_Z ;Z-Flag
+ bld z_flags,ZFL_Z ;
+ bst temp,AVR_N ;S-Flag
+ bst z_flags,ZFL_S ;
+ sbrc temp2,5 ;C-Flag, set if 0x06 added
+ ori z_flags,(1<<ZFL_C) ;
+ ;H-Flag?
+ ret
+
+do_op_da_sub: ;TODO:
rcall do_op_inv
- mov temp,opl
ret
+#endif
-
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|SCF |--0-01|Set Carry Flag |CY=1 |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;
+;
do_op_scf:
- ori z_flags,(1<<ZFL_C)
+ andi z_flags,~((1<<ZFL_H)|(1<<ZFL_N))
+ ori z_flags,(1<<ZFL_C)
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CCF |--?-0*|Complement Carry Flag|CY=~CY |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|SCF |---- 1|Set Carry Flag |CY=1 |
+;
+;TODO: H-Flag
do_op_ccf:
+ do_z80_flags_clear_N
ldi temp,(1<<ZFL_C)
eor z_flags,temp
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CPL |--1-1-|Complement |A=~A |
+;|----------|SZHP C|---------- 8080 ----------------------------|
+;|CPL |---- -|Complement |A=~A |
+;
+;
do_op_cpl:
com opl
- ori z_flags,(1<<ZFL_N)|(1<<ZFL_H)
+ do_z80_flags_set_HN
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|PUSH xx |------|Push |-[SP]=xx |
+;|PUSH qq |------|Push |-[SP]=qq |
+;
+;
do_op_push16:
+#if 1
ldi temp,1
ldi temp2,0
sub z_spl,temp
mov adrh,z_sph
mov temp,opl
rcall memWriteByte
+#else
+ subi z_spl,1
+ sbci z_sph,0
+
+ mov adrl,z_spl
+ mov adrh,z_sph
+ mov temp,oph
+ rcall memWriteByte
+
+ subi z_spl,1
+ sbci z_sph,0
+
+ mov adrl,z_spl
+ mov adrh,z_sph
+ mov temp,opl
+ rcall memWriteByte
+#endif
.if STACK_DBG
rcall printstr
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|POP xx |------|Pop |xx=[SP]+ |
+;|POP qq |------|Pop |qq=[SP]+ |
+;
+;
do_op_pop16:
mov adrl,z_spl
mov adrh,z_sph
.endif
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|EX [SP],HL|------|Exchange |[SP]<->HL |
+;|EX DE,HL |------|Exchange |DE<->HL |
+;
+;
do_op_exhl:
mov temp,z_h
mov z_h,oph
mov opl,temp
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;
+; TODO: Implement IFF1, IFF2
do_op_di:
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;
+; TODO: Implement IFF1, IFF2
do_op_ei:
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifnz:
sbrs z_flags, ZFL_Z
ret
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifz:
sbrc z_flags, ZFL_Z
ret
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifnc:
sbrs z_flags, ZFL_C
- ret
+ ret
ldi insdech, 0
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifc:
sbrc z_flags, ZFL_C
ret
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifpo:
- rcall do_op_calcparity
- sbrs temp2, 0
+ sbrs z_flags, ZFL_P
ret
ldi insdech, 0
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifpe:
- rcall do_op_calcparity
- sbrc temp2, 0
+ sbrc z_flags, ZFL_P
ret
ldi insdech, 0
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifp: ;sign positive, aka s=0
sbrs z_flags, ZFL_S
ret
ldi insdecl,0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|CALL cc,nn|------|Conditional Call |If cc CALL |
+;|JP cc,nn |------|Conditional Jump |If cc JP |
+;|RET cc |------|Conditional Return |If cc RET |
+;
+;
do_op_ifm: ;sign negative, aka s=1
sbrc z_flags, ZFL_S
ret
ldi insdecl, 0
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|OUT [n],A |------|Output |[n]=A |
+;
+;
;Interface with peripherials goes here :)
do_op_outa: ; out (opl),a
.if PORT_DEBUG
rcall portWrite
ret
-;----------------------------------------------------------------\r
-;|Mnemonic |SZHPNC|Description |Notes |\r
-;----------------------------------------------------------------\r
-;\r
-; Not yet checked\r
+;----------------------------------------------------------------
+;|Mnemonic |SZHPNC|Description |Notes |
+;----------------------------------------------------------------
+;|IN A,[n] |------|Input |A=[n] |
+;
+;
do_op_in: ; in a,(opl)
.if PORT_DEBUG
rcall printstr
.endif
ret
-;----------------------------------------------------------------\r
+;----------------------------------------------------------------
+
+#if 0
do_op_calcparity:
ldi temp2,1
sbrc parityb,0
inc temp2
andi temp2,1
ret
+#endif
-;----------------------------------------------------------------\r
+;----------------------------------------------------------------
do_op_inv:
rcall printstr
.db "Invalid opcode @ PC=",0,0
rcall printhex
mov temp,z_pcl
rcall printhex
-\r
-;----------------------------------------------------------------\r
+
+;----------------------------------------------------------------
haltinv:
rjmp haltinv
+;----------------------------------------------------------------
+; Lookup table, stolen from z80ex, Z80 emulation library.
+; http://z80ex.sourceforge.net/
+
+; The S, Z, 5 and 3 bits and the parity of the lookup value
+sz53p_tab:
+ .db 0x44,0x00,0x00,0x04,0x00,0x04,0x04,0x00
+ .db 0x08,0x0c,0x0c,0x08,0x0c,0x08,0x08,0x0c
+ .db 0x00,0x04,0x04,0x00,0x04,0x00,0x00,0x04
+ .db 0x0c,0x08,0x08,0x0c,0x08,0x0c,0x0c,0x08
+ .db 0x20,0x24,0x24,0x20,0x24,0x20,0x20,0x24
+ .db 0x2c,0x28,0x28,0x2c,0x28,0x2c,0x2c,0x28
+ .db 0x24,0x20,0x20,0x24,0x20,0x24,0x24,0x20
+ .db 0x28,0x2c,0x2c,0x28,0x2c,0x28,0x28,0x2c
+ .db 0x00,0x04,0x04,0x00,0x04,0x00,0x00,0x04
+ .db 0x0c,0x08,0x08,0x0c,0x08,0x0c,0x0c,0x08
+ .db 0x04,0x00,0x00,0x04,0x00,0x04,0x04,0x00
+ .db 0x08,0x0c,0x0c,0x08,0x0c,0x08,0x08,0x0c
+ .db 0x24,0x20,0x20,0x24,0x20,0x24,0x24,0x20
+ .db 0x28,0x2c,0x2c,0x28,0x2c,0x28,0x28,0x2c
+ .db 0x20,0x24,0x24,0x20,0x24,0x20,0x20,0x24
+ .db 0x2c,0x28,0x28,0x2c,0x28,0x2c,0x2c,0x28
+ .db 0x80,0x84,0x84,0x80,0x84,0x80,0x80,0x84
+ .db 0x8c,0x88,0x88,0x8c,0x88,0x8c,0x8c,0x88
+ .db 0x84,0x80,0x80,0x84,0x80,0x84,0x84,0x80
+ .db 0x88,0x8c,0x8c,0x88,0x8c,0x88,0x88,0x8c
+ .db 0xa4,0xa0,0xa0,0xa4,0xa0,0xa4,0xa4,0xa0
+ .db 0xa8,0xac,0xac,0xa8,0xac,0xa8,0xa8,0xac
+ .db 0xa0,0xa4,0xa4,0xa0,0xa4,0xa0,0xa0,0xa4
+ .db 0xac,0xa8,0xa8,0xac,0xa8,0xac,0xac,0xa8
+ .db 0x84,0x80,0x80,0x84,0x80,0x84,0x84,0x80
+ .db 0x88,0x8c,0x8c,0x88,0x8c,0x88,0x88,0x8c
+ .db 0x80,0x84,0x84,0x80,0x84,0x80,0x80,0x84
+ .db 0x8c,0x88,0x88,0x8c,0x88,0x8c,0x8c,0x88
+ .db 0xa0,0xa4,0xa4,0xa0,0xa4,0xa0,0xa0,0xa4
+ .db 0xac,0xa8,0xa8,0xac,0xa8,0xac,0xac,0xa8
+ .db 0xa4,0xa0,0xa0,0xa4,0xa0,0xa4,0xa4,0xa0
+ .db 0xa8,0xac,0xac,0xa8,0xac,0xa8,0xa8,0xac
+
; ----------------------- Opcode decoding -------------------------
.dw (FETCH_NOP | OP_INV | STORE_NOP) ; FD (Z80 specific)
.dw (FETCH_DIR8 | OP_SUBFA | STORE_NOP) ; FE nn CP n
.dw (FETCH_RST | OP_NOP | STORE_CALL) ; FF RST 38H
+
+; vim:set ts=8 noet nowrap
+