-#define FDC1_START_BIT_PULSE_TIME 1390.0e-6 // 1390 usec pulse\r
-#define FDC1_START_BIT_PAUSE_TIME 640.0e-6 // 640 usec pause\r
-#define FDC1_PULSE_TIME 200.0e-6 // 200 usec pulse\r
-#define FDC1_1_PAUSE_TIME 475.0e-6 // 475 usec pause\r
-#define FDC1_0_PAUSE_TIME 145.0e-6 // 145 usec pause\r
-#define FDC1_FRAME_REPEAT_PAUSE_TIME 40.0e-3 // frame repeat after 40ms\r
-#define FDC1_ADDRESS_OFFSET 0 // skip 0 bits\r
-#define FDC1_ADDRESS_LEN 8 // read 8 address bits\r
-#define FDC1_COMMAND_OFFSET 24 // skip 24 bits (8 address bits + 12 status bits + 4 repeat bits)\r
-#define FDC1_COMMAND_LEN 8 // read 8 bits\r
-#define FDC1_COMPLETE_DATA_LEN 40 // complete length\r
-#define FDC1_STOP_BIT 1 // has stop bit\r
-#define FDC1_LSB 1 // LSB...MSB\r
-#define FDC1_FLAGS 0 // flags\r
-\r
-#define FDC2_START_BIT_PULSE_TIME 2120.0e-6 // 2120 usec pulse\r
-#define FDC2_START_BIT_PAUSE_TIME 900.0e-6 // 900 usec pause\r
-#define FDC2_PULSE_TIME 360.0e-6 // 360 usec pulse\r
-#define FDC2_1_PAUSE_TIME 650.0e-6 // 650 usec pause\r
-#define FDC2_0_PAUSE_TIME 180.0e-6 // 180 usec pause\r
-#define FDC2_FRAME_REPEAT_PAUSE_TIME 40.0e-3 // frame repeat after 40ms\r
-#define FDC2_ADDRESS_OFFSET 0 // skip 0 bits\r
-#define FDC2_ADDRESS_LEN 8 // read 8 address bits\r
-#define FDC2_COMMAND_OFFSET 24 // skip 24 bits (8 address bits + 12 status bits + 4 repeat bits)\r
-#define FDC2_COMMAND_LEN 8 // read 8 bits\r
-#define FDC2_COMPLETE_DATA_LEN 40 // complete length\r
-#define FDC2_STOP_BIT 1 // has stop bit\r
-#define FDC2_LSB 1 // LSB...MSB\r
-#define FDC2_FLAGS 0 // flags\r
+#define FDC_START_BIT_PULSE_TIME 2085.0e-6 // 2085 usec pulse\r
+#define FDC_START_BIT_PAUSE_TIME 966.0e-6 // 966 usec pause\r
+#define FDC_PULSE_TIME 300.0e-6 // 300 usec pulse\r
+#define FDC_1_PAUSE_TIME 715.0e-6 // 715 usec pause\r
+#define FDC_0_PAUSE_TIME 220.0e-6 // 220 usec pause\r
+#define FDC_FRAME_REPEAT_PAUSE_TIME 60.0e-3 // frame repeat after 60ms\r
+#define FDC_ADDRESS_OFFSET 0 // skip 0 bits\r
+#define FDC_ADDRESS_LEN 8 // read 8 address bits\r
+#define FDC_COMMAND_OFFSET 24 // skip 24 bits (8 address bits + 12 status bits + 4 repeat bits)\r
+#define FDC_COMMAND_LEN 8 // read 8 bits\r
+#define FDC_COMPLETE_DATA_LEN 40 // complete length\r
+#define FDC_STOP_BIT 1 // has stop bit\r
+#define FDC_LSB 1 // LSB...MSB\r
+#define FDC_FLAGS 0 // flags\r