1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
|
/*---------------------------------------------------------------------------------------------------------------------------------------------------
* irmp-main-avr-uart.c - demo main module to test IRMP decoder on AVR with UART
*
* Copyright (c) 2009-2016 Frank Meyer - frank(at)fli4l.de
*
* $Id: irmp-main-avr-uart.c,v 1.4 2016/11/18 11:48:47 fm Exp $
*
* This demo module is runnable on AVRs with UART
*
* ATMEGA88 @ 8 MHz internal RC Osc with BODLEVEL 4.3V: lfuse: 0xE2 hfuse: 0xDC efuse: 0xF9
* ATMEGA88 @ 8 MHz external Crystal Osc with BODLEVEL 4.3V: lfuse: 0xFF hfuse: 0xDC efuse: 0xF9
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
* (at your option) any later version.
*---------------------------------------------------------------------------------------------------------------------------------------------------
*/
#include "irmp.h"
#ifndef F_CPU
#error F_CPU unknown
#endif
/*---------------------------------------------------------------------------------------------------------------------------------------------------
* ATMEL AVR part:
*---------------------------------------------------------------------------------------------------------------------------------------------------
*/
#define BAUD 9600L
#include <util/setbaud.h>
#ifdef UBRR0H
#define UART0_UBRRH UBRR0H
#define UART0_UBRRL UBRR0L
#define UART0_UCSRA UCSR0A
#define UART0_UCSRB UCSR0B
#define UART0_UCSRC UCSR0C
#define UART0_UDRE_BIT_VALUE (1<<UDRE0)
#define UART0_UCSZ1_BIT_VALUE (1<<UCSZ01)
#define UART0_UCSZ0_BIT_VALUE (1<<UCSZ00)
#ifdef URSEL0
#define UART0_URSEL_BIT_VALUE (1<<URSEL0)
#else
#define UART0_URSEL_BIT_VALUE (0)
#endif
#define UART0_TXEN_BIT_VALUE (1<<TXEN0)
#define UART0_UDR UDR0
#define UART0_U2X U2X0
#else
#define UART0_UBRRH UBRRH
#define UART0_UBRRL UBRRL
#define UART0_UCSRA UCSRA
#define UART0_UCSRB UCSRB
#define UART0_UCSRC UCSRC
#define UART0_UDRE_BIT_VALUE (1<<UDRE)
#define UART0_UCSZ1_BIT_VALUE (1<<UCSZ1)
#define UART0_UCSZ0_BIT_VALUE (1<<UCSZ0)
#ifdef URSEL
#define UART0_URSEL_BIT_VALUE (1<<URSEL)
#else
#define UART0_URSEL_BIT_VALUE (0)
#endif
#define UART0_TXEN_BIT_VALUE (1<<TXEN)
#define UART0_UDR UDR
#define UART0_U2X U2X
#endif //UBRR0H
static void
uart_init (void)
{
UART0_UBRRH = UBRRH_VALUE; // set baud rate
UART0_UBRRL = UBRRL_VALUE;
#if USE_2X
UART0_UCSRA |= (1<<UART0_U2X);
#else
UART0_UCSRA &= ~(1<<UART0_U2X);
#endif
UART0_UCSRC = UART0_UCSZ1_BIT_VALUE | UART0_UCSZ0_BIT_VALUE | UART0_URSEL_BIT_VALUE;
UART0_UCSRB |= UART0_TXEN_BIT_VALUE; // enable UART TX
}
static void
uart_putc (unsigned char ch)
{
while (!(UART0_UCSRA & UART0_UDRE_BIT_VALUE))
{
;
}
UART0_UDR = ch;
}
static void
uart_puts (char * s)
{
while (*s)
{
uart_putc (*s);
s++;
}
}
static void
uart_puts_P (PGM_P s)
{
uint8_t ch;
while ((ch = pgm_read_byte(s)) != '\0')
{
uart_putc (ch);
s++;
}
}
static char *
itoh (char * buf, uint8_t digits, uint16_t number)
{
for (buf[digits] = 0; digits--; number >>= 4)
{
buf[digits] = "0123456789ABCDEF"[number & 0x0F];
}
return buf;
}
static void
timer1_init (void)
{
#if defined (__AVR_ATtiny45__) || defined (__AVR_ATtiny85__) // ATtiny45 / ATtiny85:
#if F_CPU >= 16000000L
OCR1C = (F_CPU / F_INTERRUPTS / 8) - 1; // compare value: 1/15000 of CPU frequency, presc = 8
TCCR1 = (1 << CTC1) | (1 << CS12); // switch CTC Mode on, set prescaler to 8
#else
OCR1C = (F_CPU / F_INTERRUPTS / 4) - 1; // compare value: 1/15000 of CPU frequency, presc = 4
TCCR1 = (1 << CTC1) | (1 << CS11) | (1 << CS10); // switch CTC Mode on, set prescaler to 4
#endif
#else // ATmegaXX:
OCR1A = (F_CPU / F_INTERRUPTS) - 1; // compare value: 1/15000 of CPU frequency
TCCR1B = (1 << WGM12) | (1 << CS10); // switch CTC Mode on, set prescaler to 1
#endif
#ifdef TIMSK1
TIMSK1 = 1 << OCIE1A; // OCIE1A: Interrupt by timer compare
#else
TIMSK = 1 << OCIE1A; // OCIE1A: Interrupt by timer compare
#endif
}
#ifdef TIM1_COMPA_vect // ATtiny84
#define COMPA_VECT TIM1_COMPA_vect
#else
#define COMPA_VECT TIMER1_COMPA_vect // ATmega
#endif
ISR(COMPA_VECT) // Timer1 output compare A interrupt service routine, called every 1/15000 sec
{
(void) irmp_ISR(); // call irmp ISR
// call other timer interrupt routines...
}
int
main (void)
{
IRMP_DATA irmp_data;
char buf[5];
irmp_init(); // initialize irmp
timer1_init(); // initialize timer1
uart_init(); // initialize uart
sei (); // enable interrupts
for (;;)
{
if (irmp_get_data (&irmp_data))
{
uart_puts_P (PSTR("protocol: 0x"));
itoh (buf, 2, irmp_data.protocol);
uart_puts (buf);
#if IRMP_PROTOCOL_NAMES == 1
uart_puts_P (PSTR(" "));
uart_puts_P (pgm_read_word (&(irmp_protocol_names[irmp_data.protocol])));
#endif
uart_puts_P (PSTR(" address: 0x"));
itoh (buf, 4, irmp_data.address);
uart_puts (buf);
uart_puts_P (PSTR(" command: 0x"));
itoh (buf, 4, irmp_data.command);
uart_puts (buf);
uart_puts_P (PSTR(" flags: 0x"));
itoh (buf, 2, irmp_data.flags);
uart_puts (buf);
uart_puts_P (PSTR("\r\n"));
}
}
}
|
