1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
|
page 200
extrn buf.init
extrn isv_sw
global ser.init
global ser.ist,ser.in
global ser.ost,ser.out
;TODO: define a trampoline area somewhere in top ram.
rtxisvjmp equ 0FF60h ;momentan frei...
include config.inc
include z180reg.inc
;-----------------------------------------------------
dseg
buf_start:
mkbuf s1.rx_id, ser1.inbuf, s1.rx_len
mkbuf s1.tx_id, ser1.outbuf, s1.tx_len
buf_end:
;-----------------------------------------------------
cseg
;
; Init Serial I/O for console input and output (ASCI1)
;
ser.init:
; ld a,i
; push af ;save IFF
; di
xor a ;
out0 (stat1),a ;Disable rx/tx interrupts
ld hl,rxtx_src ;move rx and tx isv to common ram
ld de,rxtx_dst ;
ld bc,rxtx_src_e-rxtx_src ;
ldir ;
ld hl,rtxisvjmp ;rx/tx int vector
ld (ivtab + IV$ASCI1),hl;
ld a,0cdh ;
ld (rtxisvjmp),a ;
ld hl,isv_sw ;
ld (rtxisvjmp + 1),hl ;
ld hl,rxtxisv ;
ld (rtxisvjmp + 3),hl ;
; ASCI1: 8N1, highest baudrate (56700), CTS disabled
ld a,M_MPBT
out0 (cntlb1),a
ld a,M_RE + M_TE + M_MOD2
out0 (cntla1),a
ld a,M_RIE
out0 (stat1),a ;Enable rx interrupts
ld ix,ser1.inbuf
ld a,ser1.inbuf.mask
call buf.init
ld ix,ser1.outbuf
ld a,ser1.outbuf.mask
call buf.init
; pop af
; ret po
; ei
ret ;
ser.ist:
push ix
ld ix,ser1.inbuf ;
buf.empty:
ld a,(ix+o.in_idx) ;
sub (ix+o.out_idx) ;
pop ix
ret z
or 0ffh
ret
ser.in:
push hl ;11
push de ;11
ld hl,ser1.inbuf-1 ; 9 hl = &rx.out_idx
ld a,(hl) ; 6 a = rx.out_idx
dec hl ; 4 hl = &rx.in_idx
jr bg.w1
bg.wait:
halt
bg.w1:
cp (hl) ; 6 while (out_idx==in_idx)
jr z,bg.wait ; 6 (/8) ;
ld e,a ; 4
ld d,0 ; 6
inc de
inc de
ex de,hl ; 3
add hl,de ;10
ld l,(hl) ; 6
ex de,hl ; 3
inc a ; 4
dec hl ; 4
and (hl) ; 6
inc hl ; 4
inc hl ; 4
ld (hl),a ; 7
ld a,e ; 4
pop de ; 9
pop hl ; 9
ret ; 9
; 153
ser.ost:
push ix
ld ix,ser1.outbuf ;
buf.full:
ld a,(ix+o.in_idx) ;
inc a
and (ix+o.mask)
sub (ix+o.out_idx) ;
pop ix
ret z
or 0ffh
ret
ser.out:
push ix
ld ix,ser1.outbuf ;
buf.put:
push hl ;
push bc
push ix
pop hl
ld a,c
ld c,(ix+o.in_idx) ;
ld b,0
add hl,bc
ld (hl),a
ld a,c ;
inc a
and (ix+o.mask)
bp.wait:
cp (ix+o.out_idx) ;
jr z,bp.wait
ld (ix+o.in_idx),a
di ;036f
in0 a,(stat1) ;0374
set TIE,a ;0377
out0 (stat1),a ;0379
ei ;037c
ld a,b
pop bc
pop hl
pop ix
ret
;------------------------------------------
; ASCI 1 Transmit/Receive interupt routines
; moved to common ram
rxtx_src:
dseg
rxtx_dst: ; (0c097h) old
rxtxisv:
inidat
in0 a,(stat1) ;receive flag set?
jp p,txisv ;
in0 d,(rdr1) ;todo: break detection
bit FE,a ;framing error?
jr nz,??ri_1
push ix
ld ix,ser1.inbuf ;
ld hl,ser1.inbuf ;
ld c,(ix+o.in_idx) ;
ld b,0
add hl,bc
ld a,c ;
inc a
and (ix+o.mask)
cp (ix+o.out_idx) ;
jr z,??ri_0
ld (hl),d
ld (ix+o.in_idx),a
??ri_0:
pop ix
??ri_1:
in0 a,(cntla1) ;0705 c0c0
res EFR,a ;0708
out0 (cntla1),a ;070a
ret
inidate
txisv:
inidat
push ix
ld ix,ser1.outbuf ;
ld a,(ix+o.out_idx) ;
cp (ix+o.in_idx) ;
jr z,??ti_2
ld hl,ser1.outbuf ;
add a,l
ld l,a
jr nc,??ti_1
inc h
??ti_1:
ld l,(hl)
out0 (tdr1),l ;071b
ld a,(ix+o.out_idx) ;
inc a
and (ix+o.mask)
ld (ix+o.out_idx),a
jr ??ti_3
??ti_2:
in0 a,(stat1) ;0730 disable tx-int
res TIE,a ;0733
out0 (stat1),a ;0735
??ti_3:
pop ix
ret
inidate
cseg
rxtx_src_e:
end
|
