1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
|
.z80 ; for M80, ignored by SLR assembler
include z180reg.inc
RUN_TPA equ 0
UUNKNOWN equ 0 ;Unknown CPU
U8080 equ 1 ;8080
U8085 equ 2 ;8085
UZ80 equ 3 ;Z80
UX180 equ 4 ;HD64180 or higher
UHD64180 equ 5 ;HD64180
UZ80180 equ 6 ;Z80180
UZ8S180 equ 7 ;Z8S180, Z8L180
;-------------------------------------------------------------------------------
if RUN_TPA
base equ 0100h
else
base equ 0
endif
aseg
org base
jp start
done: db 0
result: db 0
;-------------------------------------------------------------------------------
; Check if register C exists. D holds mask of bit to test.
; return z, if register exists
chk_reg:
in a,(c)
ld l,a
; check, if register is changeable
xor d ;
out (c),a
in a,(c) ; get it back
xor d
out (c),l ; set register to original state
cp l
ret
;-------------------------------------------------------------------------------
; Check CPU
;
;
; return:
; E = 0 Unknown
; E = 1 8080
; E = 2 8085
; E = 3 Z80
; E = 4 HD64180 or higher
; E = 5 HD64180
; E = 6 Z80180
; E = 7 Z8S180, Z8L180
;
;-------------------------------------------------------------------------------
; Registers only in Z180+, not in HD64180
; 3E OMCR
;
; Registers only in Z8S180/Z8L180
; 12 ASEXT0
; 13 ASEXT1
; 1A ASTC0L
; 1B ASTC0H
; 1C ASTC1L
; 1D ASTC1H
; 1E CMR
; 1F CCR
; 2D IAR1B
;
; Reserved registers
; 11
; 19
; 35
; 37
; 3B - 3D
check:
ld e,U8080 ; Init return val, assume 8080
xor a
dec a ; 00 --> 0FFH 8080/8085: even parity; Z80+: No overflow
jp po,chk_z80 ; Z80+ if P/V flag reset
; The 8085 logical AND instructions always set the auxiliary flag ON.
; The 8080 logical AND instructions set the flag to reflect the
; logical OR of bit 3 of the values involved in the AND operation.
; (8080/8085 ASSEMBLY LANGUAGE PROGRAMMING MANUAL, 1977, 1978)
xor a
and a ; 8085 sets, 8080 resets half carry.
daa ; A=06 (8085) or A=00 (8080)
ret z
inc e
ret
chk_z80:
ld e,UZ80 ; Assume Z80
daa ; Z80: 099H, x180+: 0F9H
cp 99h ; Result on 180 type cpus is F9 here. Thanks Hitachi
ret z
inc e ; x180
; At least Hitachi HD64180
; Test differences in certain internal registers
; to determine the 180 variant.
ld b,0
ld c,icr
in a,(c)
cp 01FH
jr z,icr_ok
;TODO: additional plausibility checks
ret ; I/O registers not found
; Register (base) found.
icr_ok:
inc e ; HD64180
out0 (RCR),b ;
ld c,omcr ; Check, if CPU has OMCR register
ld d,M_IOC ;
call chk_reg ;
ret nz ; Register does not exist. It's a HD64180
inc e ; Z80180
ld c,cmr ; Check, if CPU has CMR register
ld d,M_LNC ;
call chk_reg ;
ret nz ; register does not exist. It's a Z80180
inc e ; S180/L180 (class) detected.
ret
;-------------------------------------------------------------------------------
start:
ld sp,stack
ld hl,done
ld (hl),0
inc hl
ld (hl),0
push hl
call check
pop hl
ld (hl),e
dec hl
ld (hl),0ffH
out (040H),a
; ld a,(wstates)
; out0 (DCNTL),a
;Z80 Z180(0W) Z180(MaxW)
loop: ;--------------------------
in a,(050h) ;11 10 +3*3 19
jp loop ;10 9 +3*3 18
;--------------------------
;21 19 37
; jr loop ;12 8 +2*3 14
rept 8
dw 0
endm
stack:
end
; vim:set ts=8 noet nowrap
|
