summary |
shortlog |
log |
commit | commitdiff |
tree
raw |
patch |
inline | side by side (from parent 1:
f8e1267)
#define VMAJOR 2 /* Version number */
#define VMAJOR 2 /* Version number */
#ifndef DRAM_8BIT
#define DRAM_8BIT 1 /* 1 = 8bit wide DRAM */
#ifndef DRAM_8BIT
#define DRAM_8BIT 1 /* 1 = 8bit wide DRAM */
#define EM_Z80 0 /* we don't have any z80 instructions yet */
#define EM_Z80 0 /* we don't have any z80 instructions yet */
-.equ BOOT_DEBUG = 0
-.equ MMC_DEBUG = 0 /* Increase for more debugging */
-.equ FAT16_DEBUG = 0
+.equ BOOT_DEBUG = 0
+.equ MMC_DEBUG = 0 /* Increase for more debugging */
+.equ FAT16_DEBUG = 0
.equ FAT16_RWDEBUG = 0
.equ FAT16_DBG_FAT = 0
.equ FAT16_RWDEBUG = 0
.equ FAT16_DBG_FAT = 0
-.equ INS_DEBUG = 0
-.equ MEMTEST = 1
-.equ BOOTWAIT = 1
-.equ PORT_DEBUG = 0
-.equ DISK_DEBUG = 0 /* Increase for more debugging */
-.equ HOSTRW_DEBUG= 0
-.equ MEMFILL = 1
-.equ STACK_DBG = 0
-.equ PRINT_PC = 0
-.equ HEAP_DEBUG = 1
+.equ INS_DEBUG = 0
+.equ MEMTEST = 1
+.equ BOOTWAIT = 1
+.equ PORT_DEBUG = 0
+.equ DISK_DEBUG = 0 /* Increase for more debugging */
+.equ HOSTRW_DEBUG = 0
+.equ MEMFILL = 1
+.equ STACK_DBG = 0
+.equ PRINT_PC = 0
+.equ HEAP_DEBUG = 0
#define MMC_SPI2X 1 /* 0 = SPI CLK/4, 1 = SPI CLK/2 */
#define MMC_SPI2X 1 /* 0 = SPI CLK/4, 1 = SPI CLK/2 */
+;------------------------------------------------
+; load 16 bit direct from data space
+
+.macro ldsw
+ lds @0l, @1
+ lds @0h, @1+1
+.endm
+
+;------------------------------------------------
+; store 16 bit direct to data space
+
+.macro stsw
+ sts @0, @1l
+ sts @0+1,@1h
+.endm
+
;------------------------------------------------
; add 16 bit constant to register pair
;------------------------------------------------
; add 16 bit constant to register pair
- .if abs(PC - @0) > 2048
+ .if abs(PC - @0) > 2047