]> cloudbase.mooo.com Git - irmp.git/blame - irmp.h
1st checkin, version 1.0
[irmp.git] / irmp.h
CommitLineData
4225a882 1/*---------------------------------------------------------------------------------------------------------------------------------------------------\r
2 * irmp.h\r
3 *\r
4 * Copyright (c) 2009-2010 Frank Meyer - frank(at)fli4l.de\r
5 *\r
6 * ATMEGA88 @ 8 MHz\r
7 *\r
8 * This program is free software; you can redistribute it and/or modify\r
9 * it under the terms of the GNU General Public License as published by\r
10 * the Free Software Foundation; either version 2 of the License, or\r
11 * (at your option) any later version.\r
12 *---------------------------------------------------------------------------------------------------------------------------------------------------\r
13 */\r
14\r
15#ifndef _WC_IRMP_H_\r
16#define _WC_IRMP_H_\r
17\r
18#ifdef __cplusplus\r
19extern "C"\r
20{\r
21#endif\r
22\r
23/*---------------------------------------------------------------------------------------------------------------------------------------------------\r
24 * Change F_INTERRUPTS if you change the number of interrupts per second, F_INTERRUPTS should be in the range from 10000 to 15000\r
25 *---------------------------------------------------------------------------------------------------------------------------------------------------\r
26 */\r
27#define F_INTERRUPTS 10000 // interrupts per second\r
28\r
29#define IRMP_SIRCS_PROTOCOL 1 // Sony\r
30#define IRMP_NEC_PROTOCOL 2 // NEC, Pioneer, JVC, Toshiba, NoName etc.\r
31#define IRMP_SAMSUNG_PROTOCOL 3 // Samsung\r
32#define IRMP_MATSUSHITA_PROTOCOL 4 // Matsushita\r
33#define IRMP_KASEIKYO_PROTOCOL 5 // Kaseikyo (Panasonic etc)\r
34#define IRMP_RECS80_PROTOCOL 6 // Philips, Thomson, Nordmende, Telefunken, Saba\r
35#define IRMP_RC5_PROTOCOL 7 // Philips etc\r
36#define IRMP_DENON_PROTOCOL 8 // Denon\r
37#define IRMP_RC6_PROTOCOL 9 // Philips etc\r
38#define IRMP_SAMSUNG32_PROTOCOL 10 // Samsung32: no sync pulse at bit 16, length 32 instead of 37\r
39#define IRMP_APPLE_PROTOCOL 11 // Apple, very similar to NEC\r
40#define IRMP_RECS80EXT_PROTOCOL 12 // Philips, Technisat, Thomson, Nordmende, Telefunken, Saba\r
41#define IRMP_NUBERT_PROTOCOL 13 // Nubert\r
42\r
43#define SIRCS_START_BIT_PULSE_TIME 2400.0e-6 // 2400 usec pulse\r
44#define SIRCS_START_BIT_PAUSE_TIME 600.0e-6 // 600 usec pause\r
45#define SIRCS_1_PULSE_TIME 1200.0e-6 // 1200 usec pulse\r
46#define SIRCS_0_PULSE_TIME 600.0e-6 // 600 usec pulse\r
47#define SIRCS_PAUSE_TIME 600.0e-6 // 600 usec pause\r
48#define SIRCS_REPETITION_TIME 45.0e-3 // repetition after 45ms\r
49#define SIRCS_REPETITION_CNT 3 // SIRCS repeats each frame 3 times\r
50#define SIRCS_ADDRESS_OFFSET 15 // skip 15 bits\r
51#define SIRCS_ADDRESS_LEN 5 // read up to 5 address bits\r
52#define SIRCS_COMMAND_OFFSET 0 // skip 0 bits\r
53#define SIRCS_COMMAND_LEN 15 // read 12-15 command bits\r
54#define SIRCS_MINIMUM_DATA_LEN 12 // minimum data length\r
55#define SIRCS_COMPLETE_DATA_LEN 20 // complete length - may be up to 20\r
56#define SIRCS_STOP_BIT 0 // has no stop bit\r
57#define SIRCS_LSB 1 // LSB...MSB\r
58\r
59#define NEC_START_BIT_PULSE_TIME 9000.0e-6 // 9000 usec pulse\r
60#define NEC_START_BIT_PAUSE_TIME 4500.0e-6 // 4500 usec pause\r
61#define NEC_REPEAT_START_BIT_PAUSE_TIME 2250.0e-6 // 2250 usec pause\r
62#define NEC_PULSE_TIME 560.0e-6 // 560 usec pulse\r
63#define NEC_1_PAUSE_TIME 1690.0e-6 // 1690 usec pause\r
64#define NEC_0_PAUSE_TIME 560.0e-6 // 560 usec pause\r
65#define NEC_ADDRESS_OFFSET 0 // skip 0 bits\r
66#define NEC_ADDRESS_LEN 16 // read 16 address bits\r
67#define NEC_COMMAND_OFFSET 16 // skip 16 bits (8 address + 8 /address)\r
68#define NEC_COMMAND_LEN 16 // read 16 bits (8 command + 8 /command)\r
69#define NEC_COMPLETE_DATA_LEN 32 // complete length\r
70#define NEC_STOP_BIT 1 // has stop bit\r
71#define NEC_LSB 1 // LSB...MSB\r
72\r
73#define SAMSUNG_START_BIT_PULSE_TIME 4500.0e-6 // 4500 usec pulse\r
74#define SAMSUNG_START_BIT_PAUSE_TIME 4500.0e-6 // 4500 usec pause\r
75#define SAMSUNG_PULSE_TIME 550.0e-6 // 550 usec pulse\r
76#define SAMSUNG_1_PAUSE_TIME 1450.0e-6 // 1450 usec pause\r
77#define SAMSUNG_0_PAUSE_TIME 450.0e-6 // 450 usec pause\r
78#define SAMSUNG_ADDRESS_OFFSET 0 // skip 0 bits\r
79#define SAMSUNG_ADDRESS_LEN 16 // read 16 address bits\r
80#define SAMSUNG_ID_OFFSET 17 // skip 16 + 1 sync bit\r
81#define SAMSUNG_ID_LEN 4 // read 4 id bits\r
82#define SAMSUNG_COMMAND_OFFSET 21 // skip 16 + 1 sync + 4 data bits\r
83#define SAMSUNG_COMMAND_LEN 16 // read 16 command bits\r
84#define SAMSUNG_COMPLETE_DATA_LEN 37 // complete length\r
85#define SAMSUNG_STOP_BIT 1 // has stop bit\r
86#define SAMSUNG_LSB 1 // LSB...MSB?\r
87\r
88#define SAMSUNG32_COMMAND_OFFSET 16 // skip 16 bits\r
89#define SAMSUNG32_COMMAND_LEN 16 // read 16 command bits\r
90#define SAMSUNG32_COMPLETE_DATA_LEN 32 // complete length\r
91\r
92#define MATSUSHITA_START_BIT_PULSE_TIME 3488.0e-6 // 3488 usec pulse\r
93#define MATSUSHITA_START_BIT_PAUSE_TIME 3488.0e-6 // 3488 usec pause\r
94#define MATSUSHITA_PULSE_TIME 872.0e-6 // 872 usec pulse\r
95#define MATSUSHITA_1_PAUSE_TIME 2616.0e-6 // 2616 usec pause\r
96#define MATSUSHITA_0_PAUSE_TIME 872.0e-6 // 872 usec pause\r
97#define MATSUSHITA_ADDRESS_OFFSET 12 // skip 12 bits\r
98#define MATSUSHITA_ADDRESS_LEN 12 // read 12 address bits\r
99#define MATSUSHITA_COMMAND_OFFSET 0 // skip 0 bits\r
100#define MATSUSHITA_COMMAND_LEN 12 // read 12 bits (6 custom + 6 command)\r
101#define MATSUSHITA_COMPLETE_DATA_LEN 24 // complete length\r
102#define MATSUSHITA_STOP_BIT 1 // has stop bit\r
103#define MATSUSHITA_LSB 1 // LSB...MSB?\r
104\r
105#define KASEIKYO_START_BIT_PULSE_TIME 3380.0e-6 // 3380 usec pulse\r
106#define KASEIKYO_START_BIT_PAUSE_TIME 1690.0e-6 // 1690 usec pause\r
107#define KASEIKYO_PULSE_TIME 423.0e-6 // 525 usec pulse\r
108#define KASEIKYO_1_PAUSE_TIME 1269.0e-6 // 525 usec pause\r
109#define KASEIKYO_0_PAUSE_TIME 423.0e-6 // 1690 usec pause\r
110#define KASEIKYO_ADDRESS_OFFSET 0 // skip 0 bits\r
111#define KASEIKYO_ADDRESS_LEN 16 // read 16 address bits\r
112#define KASEIKYO_COMMAND_OFFSET 28 // skip 28 bits (16 manufacturer & 4 parity & 8 genre)\r
113#define KASEIKYO_COMMAND_LEN 12 // read 12 command bits (10 real command & 2 id)\r
114#define KASEIKYO_COMPLETE_DATA_LEN 48 // complete length\r
115#define KASEIKYO_STOP_BIT 1 // has stop bit\r
116#define KASEIKYO_LSB 1 // LSB...MSB?\r
117\r
118#define RECS80_START_BIT_PULSE_TIME 158.0e-6 // 158 usec pulse\r
119#define RECS80_START_BIT_PAUSE_TIME 7432.0e-6 // 7432 usec pause\r
120#define RECS80_PULSE_TIME 158.0e-6 // 158 usec pulse\r
121#define RECS80_1_PAUSE_TIME 7432.0e-6 // 7432 usec pause\r
122#define RECS80_0_PAUSE_TIME 4902.0e-6 // 4902 usec pause\r
123#define RECS80_ADDRESS_OFFSET 2 // skip 2 bits (2nd start + 1 toggle)\r
124#define RECS80_ADDRESS_LEN 3 // read 3 address bits\r
125#define RECS80_COMMAND_OFFSET 5 // skip 5 bits (2nd start + 1 toggle + 3 address)\r
126#define RECS80_COMMAND_LEN 6 // read 6 command bits\r
127#define RECS80_COMPLETE_DATA_LEN 11 // complete length\r
128#define RECS80_STOP_BIT 1 // has stop bit\r
129#define RECS80_LSB 0 // MSB...LSB\r
130\r
131#define RC5_BIT_TIME 889.0e-6 // 889 usec pulse/pause\r
132#define RC5_ADDRESS_OFFSET 2 // skip 2 bits (2nd start + 1 toggle)\r
133#define RC5_ADDRESS_LEN 5 // read 5 address bits\r
134#define RC5_COMMAND_OFFSET 7 // skip 5 bits (2nd start + 1 toggle + 5 address)\r
135#define RC5_COMMAND_LEN 6 // read 6 command bits\r
136#define RC5_COMPLETE_DATA_LEN 13 // complete length\r
137#define RC5_STOP_BIT 0 // has no stop bit\r
138#define RC5_LSB 0 // MSB...LSB\r
139\r
140#define DENON_PULSE_TIME 275.0e-6 // 275 usec pulse\r
141#define DENON_1_PAUSE_TIME 1900.0e-6 // 1900 usec pause\r
142#define DENON_0_PAUSE_TIME 1050.0e-6 // 1050 usec pause\r
143#define DENON_REPETITION_TIME 65.0e-3 // inverted repetition after 65ms\r
144#define DENON_ADDRESS_OFFSET 0 // skip 0 bits\r
145#define DENON_ADDRESS_LEN 5 // read 5 address bits\r
146#define DENON_COMMAND_OFFSET 5 // skip 5\r
147#define DENON_COMMAND_LEN 10 // read 10 command bits\r
148#define DENON_COMPLETE_DATA_LEN 15 // complete length\r
149#define DENON_STOP_BIT 1 // has stop bit\r
150#define DENON_LSB 0 // MSB...LSB\r
151\r
152#define RC6_START_BIT_PULSE_TIME 2666.0e-6 // 2.666 msec pulse\r
153#define RC6_START_BIT_PAUSE_TIME 889.0e-6 // 889 usec pause\r
154#define RC6_TOGGLE_BIT_TIME 889.0e-6 // 889 msec pulse/pause\r
155#define RC6_BIT_TIME 444.0e-6 // 889 usec pulse/pause\r
156#define RC6_ADDRESS_OFFSET 5 // skip "1" + 3 mode bits + 1 toggle bit\r
157#define RC6_ADDRESS_LEN 8 // read 8 address bits\r
158#define RC6_COMMAND_OFFSET 13 // skip 12 bits ("1" + 3 mode + 1 toggle + 8 address)\r
159#define RC6_COMMAND_LEN 8 // read 8 command bits\r
160#define RC6_COMPLETE_DATA_LEN_SHORT 21 // complete length\r
161#define RC6_COMPLETE_DATA_LEN_LONG 36 // complete length\r
162#define RC6_STOP_BIT 0 // has no stop bit\r
163#define RC6_LSB 0 // MSB...LSB\r
164\r
165#define RECS80EXT_START_BIT_PULSE_TIME 158.0e-6 // 158 usec pulse\r
166#define RECS80EXT_START_BIT_PAUSE_TIME 3637.0e-6 // 3637 usec pause\r
167#define RECS80EXT_PULSE_TIME 158.0e-6 // 158 usec pulse\r
168#define RECS80EXT_1_PAUSE_TIME 7432.0e-6 // 7432 usec pause\r
169#define RECS80EXT_0_PAUSE_TIME 4902.0e-6 // 4902 usec pause\r
170#define RECS80EXT_ADDRESS_OFFSET 2 // skip 2 bits (2nd start + 1 toggle)\r
171#define RECS80EXT_ADDRESS_LEN 4 // read 3 address bits\r
172#define RECS80EXT_COMMAND_OFFSET 6 // skip 6 bits (2nd start + 1 toggle + 4 address)\r
173#define RECS80EXT_COMMAND_LEN 6 // read 6 command bits\r
174#define RECS80EXT_COMPLETE_DATA_LEN 12 // complete length\r
175#define RECS80EXT_STOP_BIT 1 // has stop bit\r
176#define RECS80EXT_LSB 0 // MSB...LSB\r
177\r
178#define NUBERT_START_BIT_PULSE_TIME 1340.0e-6 // 1340 usec pulse\r
179#define NUBERT_START_BIT_PAUSE_TIME 340.0e-6 // 340 usec pause\r
180#define NUBERT_1_PULSE_TIME 1340.0e-6 // 1340 usec pulse\r
181#define NUBERT_1_PAUSE_TIME 340.0e-6 // 340 usec pause\r
182#define NUBERT_0_PULSE_TIME 500.0e-6 // 500 usec pulse\r
183#define NUBERT_0_PAUSE_TIME 1300.0e-6 // 1300 usec pause\r
184#define NUBERT_REPETITION_TIME 35.0e-3 // repetition after 35ms\r
185#define NUBERT_ADDRESS_OFFSET 0 // skip 0 bits\r
186#define NUBERT_ADDRESS_LEN 0 // read 0 address bits\r
187#define NUBERT_COMMAND_OFFSET 0 // skip 0 bits\r
188#define NUBERT_COMMAND_LEN 10 // read 10 bits\r
189#define NUBERT_COMPLETE_DATA_LEN 10 // complete length\r
190#define NUBERT_STOP_BIT 1 // has stop bit\r
191#define NUBERT_LSB 0 // MSB?\r
192\r
193#define AUTO_REPETITION_TIME 50.0e-3 // SIRCS or SAMSUNG32: automatic repetition after 45-50ms\r
194\r
195#define TRUE 1\r
196#define FALSE 0\r
197\r
198#define IRMP_FLAG_REPETITION 0x01\r
199\r
200typedef struct\r
201{\r
202 uint8_t protocol; // protocol, i.e. NEC_PROTOCOL\r
203 uint16_t address; // address\r
204 uint16_t command; // command\r
205 uint8_t flags; // flags, e.g. repetition\r
206} IRMP_DATA;\r
207\r
208\r
209/**\r
210 * Initialize IRMP decoder\r
211 * @details Configures IRMP input pin\r
212 */\r
213extern void irmp_init (void);\r
214\r
215/**\r
216 * Get IRMP data\r
217 * @details gets decoded IRMP data\r
218 * @param pointer in order to store IRMP data\r
219 * @return TRUE: successful, FALSE: failed\r
220 */\r
221extern uint8_t irmp_get_data (IRMP_DATA *);\r
222\r
223/**\r
224 * ISR routine\r
225 * @details ISR routine, called 10000 times per second\r
226 */\r
227extern void irmp_ISR (void);\r
228\r
229#ifdef __cplusplus\r
230}\r
231#endif\r
232\r
233#endif /* _WC_IRMP_H_ */\r